

[54] **HOME COMPUTER AND GAME APPARATUS**

[75] Inventor: **Jeffrey E. Frederiksen**, Arlington Heights, Ill.

[73] Assignee: **Bally Manufacturing Corporation**, Chicago, Ill.

[21] Appl. No.: **910,964**

[22] Filed: **May 30, 1978**

Related U.S. Application Data

[63] Continuation-in-part of Ser. No. 812,662, Jul. 5, 1977, which is a continuation of Ser. No. 635,406, Nov. 26, 1975, abandoned.

[51] Int. Cl.³ **G06F 3/153**

[52] U.S. Cl. **364/200**

[58] Field of Search ... 364/200 MS File, 900 MS File, 364/410, 705; 273/85 R, 85 G, 101.1, 101.2, 102.2 R, DIG. 28; 340/720, 723, 724, 725; 358/900

[56] **References Cited**

U.S. PATENT DOCUMENTS

2,847,661 8/1958 Althouse .
3,017,625 1/1962 Evans et al. .
3,046,676 7/1962 Hermann et al. .
3,122,607 2/1964 Balding .
3,135,815 6/1964 Spiegel .
3,345,458 10/1967 Cole et al. .
3,388,391 6/1968 Clark .
3,422,420 1/1969 Clark .
3,435,136 3/1969 Bachmann et al. .
3,462,639 8/1969 French .
3,497,760 2/1970 Kiesling .
3,577,130 5/1971 Rice et al. 364/900
4,116,444 9/1978 Mayer et al. 273/DIG. 28 X
4,142,180 2/1979 Burson 340/724 X
4,177,462 12/1979 Chuffig 340/723 X

OTHER PUBLICATIONS

"II Cybernetic Frontiers" Brand, Random House, 1974, pp. 54-60.
"Space War", Kuhfeld, Analog Science Fiction/Science Fact, pp. 67-79.

Gun Fight Computer Service Manual for the Midway 8080 Microprocessor Game Series, 1976.

Standardized Test Procedure for Midway's Processor Boards, Jul., 1976.

Marcus, A., "A Prototype Computerized Page-Design System", Visible Language, vol. 5, Summer, 1971.

Noll, A. M., "A Computer Technique for Displaying n-Dimensional Hyper-Objects", Comm. of the ACM, vol. 10, 8/67.

Kolb, E. R., "Computer Printing Forecast for the '70's", Datamation, 12/1/70.

Andersson, P. L., "Phototypesetting-A Quiet Revolution", Datamation, 12/1/70.

Bonsiepe, G., "A Method of Quantifying Order in Typographic Design", The Journ. of Typographic Research, 7/68.

Sutherland, I. E. et al., "A Characterization of Ten Hidden-Surface Algorithms", Computing Surveys, vol. 6, 3/74.

Bell Lab Record, vol. 47, 5 & 6/69.

Newell, M. E. et al., "A Solution to the Hidden Surface Problem", Proceedings of ACM Nat. Conf., 1972.

Gelernter, H. L. et al., "An Advanced Computer-Based Nuclear Physics Data Acquisition System", Nuclear Instruments and Methods, 9/67.

Knowlton, K. C., "A Comp. Technique for Providing Animated Movies", Proceedings AFIPS, 1964, SJCC, vol. 25.

Ophir, D. et al., "Brad: The Brookhaven Raster Display", Comm. of the ACM, vol. 11, 6/68.

Mermelstein, P., "Comp.-Generated Spectrogram Displays for On-Line Speech Research", IEEE Transactions on Audio and Electroacoustics, 3/71.

Denes, P. B., "Computer Graphics in Color", Bell Lab. Record, vol. 52, 5/74.

Noll, A. M., "Scanned-Display Computer Graphics", Comm. of the ACM, vol. 14, 3/71.

Kajiya, J. T. et al., "A Random-Access Video Frame Buffer", Proc. of the Conf. on Comp. Graphics, Pattern Recognition, and Data Struc., 5/14-16/75.

Denes, P. B., "A Scan-Type Graphics System for Interactive Computing", Proc. of Conf. on Comp. Graphics, Pattern Recog., and Data Struc., 5/14-16/75.

Primary Examiner—Gareth D. Shaw

Assistant Examiner—Thomas M. Heckler

Attorney, Agent, or Firm—Fitch, Even, Tabin, Flannery
& Welsh



[57]

ABSTRACT

A home computer system provides a video processor for use with a television receiver. The video processor can selectively perform a variety of modifications to pixel data under the direction of the CPU of the com-

puter system before the pixel data is stored in a random access memory to effectively increase the speed or data handling power of the system.

36 Claims, 167 Drawing Figures







Fig. 8.*Fig. 7A.*

PDB7	PDB6	PDB5	PDB4	PDB3	PDB2	PDB1	PDB0	BYTE
P3	P2	P1	P0	↓				0
P7	P6	P5	P4					1
P11	P10	P9	P8					2
P15	P14	P13	P12					3

ORIGINAL

Fig. 7B.

PDB7	PDB6	PDB5	PDB4	PDB3	PDB2	PDB1	PDB0	BYTE
P15	P11	P7	P3	↓				0
P14	P10	P6	P2					1
P13	P9	P5	P1					2
P12	P8	P4	P0					3

ROTATED





Fig. 10.







Fig. 10B.










Fig. 12A.




Fig. 12B.




Fig. 12C.




Fig. 12D.




Fig. 12E.




Fig. 12F.





Fig. 12G.

Fig. 13A.






Fig. 13c.




Fig. 13D.




Fig. 13E.





Fig. 13F.






Fig. 13H.




Fig. 13I.




Fig. 13J.




Fig. 13K.









Fig. 13L.
















*Fig. 13T.*

Fig. 13U.




Fig. 13V.



Fig. 13X.

Fig. 13V







Fig. 13Z.

Fig. 13AA.








Fig. 13CC.



























Fig. 13EE.

















Fig. 21.





Fig. 23.










Fig. 42.














Fig. 45D








Fig. 15G.






































Fig. 451.




















Fig. 71B.










Fig. 73D.





Fig. 73E.

Fig. 73F.







Fig. 73a.

fig. 73H.








Fig. 731.








Fig. 73L.



















Fig. 73M.



HOME COMPUTER AND GAME APPARATUS

This application is a continuation-in-part of co-pending application Ser. No. 812,662, filed July 5, 1977, which is a streamline continuation of co-pending application Ser. No. 635,406 filed Nov. 26, 1975, abandoned.

The present invention relates to computers and more particularly to home computers and game apparatus adapted for use with cathode ray tube display apparatus, such as television receivers or monitors.

Video games typically employ a television receiver or monitor (hereinafter often referred to as merely "television") to display the game symbols and figures. Each player usually has a control which may be manipulated to cause the game symbols on the screen to interact in accordance with the rules of the particular game being played, often under the direction of a small computer, or microcomputer. Similarly, the television may be used as a display for a computer used as a calculator.

Each frame of the picture displayed on the television screen is comprised of a plurality of picture elements (pixels) which are rapidly and sequentially displayed in a raster scan of the television screen. One type of video game employs a random-access-memory (RAM) to store digital data representative of each picture element to be displayed on the screen. The digital data stored in the RAM is read synchronously with the raster scanning of the picture elements of the television screen. The digital data is converted to signals suitable for the television receiver or monitor and supplied to the television to define the particular pixels being displayed. A programmed microprocessor (a type of computer) may be used to update or modify the data stored in the RAM and hence modify the picture displayed on the television screen in response to signals transmitted from the player controls, in accordance with the microprocessor program.

It is an object of the present invention to provide an improved computer particularly adapted for home use and having the capability of performing various game functions as well as normal computer and calculating functions. It is a further object to provide such a computer that is economical to manufacture. It is a still further object to provide such a computer adapted for use with interchangeable program storage devices.

These and other objects of the invention are more particularly set forth in the following detailed description and in the accompanying drawings of which:

FIG. 1 is a perspective view of a specific embodiment of the present invention;

FIG. 2 is a block diagram of a computer system of the embodiment of FIG. 1;

FIGS. 3A and 3B are charts illustrating the memory address allocations for low and high resolution alternative modes of operation;

FIGS. 4A and 4B are diagrams illustrating the correspondence between the memory address locations in the display memory with the pixels of the display screen for the low and high resolution modes, respectively;

FIG. 5 is a diagram illustrating the correspondence of color registers 0-7 with particular display screen areas;

FIG. 6 is a diagram illustrating examples of modifications performed on pixel data;

FIGS. 7A and 7B illustrate further examples of modifications performed on pixel data;

FIG. 8 is a diagram illustrating the particular data that can be read at a plurality of input ports;

FIG. 9 is a block diagram of a microcycler interface employed in the system;

FIGS. 10A, 10B and 10C are a schematic diagram of the interconnections of the integrated circuit chips of the system;

FIGS. 11A-11F are a block diagram of the data chip of the video processor of the system;

FIGS. 12A-12G are timing diagrams of various control signals of the system for various read and write operations;

FIGS. 13A-Z and 13AA-EE illustrate an example of a circuit implementing the block diagram of FIGS. 11A-F;

FIG. 14 is a composite diagram illustrating the relationship of FIGS. 13A-EE viewed as whole;

FIGS. 15-39 are diagrams showing blocks of FIGS. 13A-EE in greater detail.

FIG. 40 illustrates the pixel data contained in registers of a rotator circuit of the video processor;

FIGS. 41-43 illustrate the relationship among control, clock and synchronization signals of the system;

FIG. 44 is a block diagram of the address chip of the video processor;

FIGS. 45A-J show a more detailed circuit of the address chip;

FIG. 46 illustrates a composite view of FIGS. 45A-J;

FIGS. 47-70 are diagrams showing blocks of FIGS. 45A-J in greater detail;

FIGS. 71A-C are block diagrams of the input/output chip;

FIG. 72 illustrates a circuit for the generation of an input signal;

FIGS. 73A-M show a more detailed circuit of the input/output chip;

FIG. 74 is a composite view of the FIGS. 73A-M; and

FIGS. 75-97 are diagrams showing blocks of FIGS. 73A-M in greater detail.

The preferred embodiments of the present invention are hereinafter described. In general, the system comprises a display for providing discrete picture elements for presentation of movable symbols and a display memory for storage of digital signals representative of picture elements of the display. The system further comprises a computer having a program memory for receiving digital input signals and supplying digital output data signals and other digital output signals representative of picture elements in response to the input signals and program memory. A video processor means is operatively connected to the computer and display memory for selectively performing a plurality of modifications to the picture element output signals from the computer in response to the output data signals and also for transferring the modified picture element signals to the display memory. The video processor means is also operatively connected to the display for supplying signals thereto in response to the digital picture element signals stored in the display memory whereby the picture elements represented therein are displayed.

The system shown in FIG. 1 comprises a computer console 10 having four player-operated control handles 12a-d connected by coiled line cords 14a-d, respectively, to the computer console 10. Thus, the console 10 can accommodate up to four players at a time. Each control handle has a trigger switch 16 and a top mounted joy-stick 17 for actuating four directional switches. The joy-stick 17 has a rotatable knob mounted thereon which controls a potentiometer. The console 10

further has a keypad 18 which has a plurality of keys or push-buttons such as indicated at 20, and a slot 22 for receiving a removable cartridge or cassette 24 containing stored programs. The console 10 further has a cassette eject button 26 for ejecting the cassette whereby the cassette 24 may be easily replaced with a different cassette containing different programs.

A display for presenting movable symbols is shown as a standard color television receiver 28 which is connected to the computer console 10 by a line 30. The television (TV) has a cathode ray tube screen 32 on which a plurality of movable symbols such as the cowboys 36 and 38 are presented for a "Gunfight" game. The picture presented on the screen 32 is made up of the cowboy symbols 36, 38, and a cactus symbol 40 superimposed on a background each in one or more of a variety of color and intensities and comprises a plurality of discrete picture elements or pixels.

A symbol's action is controlled in part by a control handle. For example, the cowboy 36 may be moved up, down, left, right, up and to the left, up and to the right, etc., by proper movement of the joy-stick 17. The direction of the cowboy's shooting arm may be controlled by rotating the potentiometer control knob of the joy-stick 17 and the gun may be fired by pulling the trigger 16. Should the bullet 41 strike the cowboy 38, the cowboy 38 will be caused to fall by a computer system contained within the console 10. In addition, suitable music such as the "Funeral March" will be played by the computer through the television 28.

A schematic block diagram of the computer system of FIG. 1 is shown in FIG. 2 to comprise a display memory for storage of digital signals representative of picture elements of the display (or pixel data) which is shown as a display random-access-memory (RAM) 42. The system further comprises a digital computer 44 which is shown to include a central processing unit (CPU) 46 which may be a microprocessor, for example. The computer 44 has a program memory which includes a system read-only-memory (ROM) 48 and a cassette ROM 24 connected to the CPU 46. The program memory contains instructions to direct the CPU 46 and the symbols and figures stored in digital form for the particular computer functions and games.

The cassette ROM 24 may be easily removed by pressing the ejector button 26 (FIG. 1) and replaced by another cassette in order to change a portion of the program memory. This greatly enhances the flexibility of the system in that a potentially endless variety of games and functions may be performed by the computer console 10 and TV display 28.

The computer 44 is operatively connected to an input/output (I/O) chip 50 and a video processor 52 comprising an address chip 56 and a data chip 54 through a microcycler interface 60. The control handles 12a-d and the keypad 18 are connected to the I/O chip and provide signals in response to manipulation by the players or operators to the I/O chip 50. The digital computer 44 receives the input signals from the I/O chip 50 in digital form and supplies digital output data signals and digital pixel data signals in response to the input signals and the program memory. The I/O chip 50 has a music processor which provides audio signals in response to output data signals from the computer to play melodies or generate noise through the TV 28.

The data chip 54 of the video processor 52 selectively performs a plurality of modifications to the pixel data signals from the computer in response to the output data

signals from the CPU. The video processor is operatively connected to the display RAM 42 and transfers the modified or unmodified pixel data to the display memory 42 at address locations corresponding to address signals transmitted by the address chip 56. The computer 44 transmits the addresses to the address chip 56 which relays the addresses to the display RAM 42.

The video processor 52 is also operatively connected to the TV display 28 to supply signals to the display modulated by a radio frequency (RF) modulator 58 in response to the pixel data stored in the display RAM 42. The address chip 56 internally generates addresses for sequentially reading the pixel data stored in the display RAM 42 whereby the pixels represented in the display memory are displayed.

The microcycler 60 interfaces the computer 44 to a peripheral device such as the video processor 52 and the input/output chip 50. The computer provides a plurality of address signals on a plurality of address lines, a plurality of data signals on a plurality of data lines, and a plurality of control signals on a plurality of control lines to the microcycler 60. The purpose of the microcycler 60 is to combine the address lines and the data lines from the CPU 46 into one data bus 66 to the video processor 52 and the I/O chip 50.

The computer system is shown having an additional input device light pen 62, which provides an additional input signal to the computer 44. The light pen 62 is sensitive to light and may be used as a pointer by a player or operator to identify points on the TV screen 32 as will be more fully explained later.

The illustrated apparatus is a full-color video game and home computer system based on a mass-RAM-buffer technique in which two bits of the display RAM 42 are used to define the color and intensity of the pixel on the screen 32. The display RAM 42 has eight bits or a byte at each memory address or location at which data may be read or rewritten. In this manner, the picture on the screen is defined by the contents of the display RAM which can be easily changed by modifying the contents of the display RAM. Data which defines pixels will be referred to as "pixel data".

The specific system of the illustrated embodiment uses a Zilog Z-80 microprocessor as the CPU 46 of the computer 44. The system ROM 48 contains software or programming for a plurality of games. The cassette ROM 24 is a solid state cassette which provides additional memory whereby additional games may be played. These ROM's also contain pixel data which represents various game figures and symbols.

The system may be operated in a high resolution or low resolution mode. The high resolution mode generates a greater number of pixels per unit screen area resulting in a higher resolution. In both the low and high resolution modes, the operating system ROM 48 is allocated the first 8K of memory space; that is, approximately the first eight thousand memory addresses correspond to the system ROM 48 as shown in FIGS. 3A and 3B. Thus, addresses 0000-1FFF (hexadecimal) are addresses for the memory locations of the system ROM. The cassette ROM 24 has the next 8K of memory space, or memory addresses 2000-3FFF (hexadecimal, hereinafter "H") in both modes. The display RAM memory space begins at 16K or memory address location 4000H. In the low resolution mode, the display screen RAM has 4K bytes; in the high resolution, 16K bytes.

The CPU can transfer the pixel data of a pattern or figure stored in either the system or cassette ROM to

the display RAM via the video processor. As noted before, the video processor may perform a variety of modifications to the pixel data before it is written into the display RAM. The modifications are performed by what will be called a "function generator" which is located on the data chip 54 of the video processor 52. The modifications are performed by the function generator when the address bit A14 of the address of the data is a 0. Thus, the address of data to be modified by function generator and written into the display RAM will be less than 2^{14} or 3FFF H. Consequently, the address of the data to be modified will be between 0000 H and 3FFF H for the high resolution embodiment and between 0000 H and 0FFF H for the low. However, when the data is written the system actually writes the modified data in the display RAM at locations corresponding to addresses 4000- and 4FFF H for the low resolution model and 4000 H-7FFF H for the high resolution model. The system distinguishes a memory read from ROM addresses 000-1FFF H from a memory write to modified data display RAM addresses 0000-1FFF by circuitry external to the ROM and RAM chips shown in FIGS. 10A and B.

All memory space above 32K (memory location 8000 H) is available for expansion. In the low resolution mode, memory addresses 5000-8000 H are also available for expansion.

In the illustrated computer system, two bits of display RAM 42 are used to define a pixel on the screen. Thus, an 8-bit byte of the display RAM defines 4 pixels on the screen. In the low resolution mode, 40 bytes are used to define a line of data as shown in FIG. 4A. This gives a horizontal resolution of 160 pixels. The vertical resolution is a 102 lines. The area 610 of the screen defined by the display RAM 42 therefore requires $102 \times 40 = 4080$ bytes. More of the RAM 42 can be used for scratch pad by blanking the screen before the 102nd line is displayed as will be described more fully later.

In the high resolution mode, there are 80 bytes or 320 pixels per line as shown in FIG. 4B. The vertical resolution is 204 lines thus requiring 16,320 bytes of display RAM. This leaves 64 bytes of RAM for scratch pad memory.

In both the high and low resolution modes, the first byte of the display RAM 42 (address 4000 H) corresponds to the upper lefthand corner of the area 610 of the display screen 32 defined by the display RAM. The last byte of the first line in the low resolution mode has address 4027 H with the last byte of the first line in the high resolution mode having address 404F H. In the low resolution mode, the highest display address (4FFF H) corresponds to a byte which corresponds to the lower righthand corner of the screen. Thus, as the RAM addresses increase, the position on the screen associated with the addressed bytes moves in the same directions as the TV scan: from left to right and from top to bottom.

The address chip 56 of the video processor 52 sequentially generates the addresses 4000 H to 4FFF H (7FFF H for the high resolution mode) as the screen is being scanned so that each byte defining 4 pixels is read in order to supply information necessary to display the corresponding 4 pixels of the picture. The 4 pixels associated with each byte are displayed with Pixel 3 defined by bits 6 and 7 shown on the left displayed first. Thus bits 6 and 7 of byte 4000 H define the pixel in the extreme upper lefthand corner of the screen area corresponding to the display RAM.

As noted earlier, two bits are used to represent each pixel on the screen. These two bits, along with a left/right bit (which will be more fully explained later) map the associated pixel to one of eight different "color" registers 0-7. Thus, two bits from the display memory together with the left/right bit identify or select one of the eight different color registers. If the two bits from the display memory have the binary value 00, the color register selected will be color register 0 or 4 depending upon the left/right bit. Similarly, bits having the binary value 01 select register 1 or 5 depending on the left/right bit, etc.

Each color register is an 8-bit register for storage of output data from the computer. The binary bits in a selected color register define the color and intensity characteristics of the associated pixel to be displayed on the screen. The intensity of the pixel is defined by the three least significant bits of a color register, with 000 for darkest and 111 for lightest. The colors are defined by the 5 most significant bits. Thus each color register can define 1 of 2^3 intensity levels and 1 of 2^5 different colors. The CPU can change the data stored in the color registers which will cause the colors and intensities of subsequent pixels displayed to also change.

A horizontal color boundary register defines the horizontal position of an imaginary vertical line 64 on the screen 32, referring now to FIG. 5. The boundary line 64 can be positioned between any two adjacent bytes in the low resolution mode. The line is immediately to the left of the byte whose address is sent to the horizontal color boundary register. For example, if the horizontal color boundary is set at 0 by the computer, the line will be just to the left of the byte 0 if it is set to 20, the line will be between bytes 19 and 20 which corresponds to the center of the screen.

The left/right bit is an additional register identifying signal supplied by the video processor in response to the data stored in the horizontal color boundary register. If a byte is to the left of the boundary, the left/right bit of the four pixels associated with that byte is set to 1. The left/right bit is set to 0 for pixels associated with a byte to the right of the boundary line 64. Color registers 0-3 are selected by a left/right bit = 1, i.e., for the pixels to the right of the boundary line, and registers 4-7 are selected for the pixels to the left of the boundary. Thus, if a byte read from the display RAM 42 has the values 00 11 10 00, and was to the right of the boundary line, for example, the four pixels will be defined by color registers 0, 3, 2, and 0, respectively. However, if the byte was located to the left of the horizontal color boundary line, the four pixels will be defined by color registers 4, 7, 6, and 4 respectively.

In the high resolution mode, if a value X is sent to the horizontal color boundary register, the boundary line will be between bytes having addresses $2X$ and $2X-1$ which corresponds to the same position on the screen as the low resolution mode but between different bytes. Thus, for example, if the value 20 is sent, the boundary will be between 39 and 40, corresponding to the center of the screen. To put the entire screen, including the rightside background, to the left of the boundary line 64, the horizontal color boundary line register should be set to 44.

If just four color registers are used, all the information necessary to generate the color and intensity of a particular picture may be stored utilizing only two bits of storage together with the color registers. However, the left/right bit and eight registers give added flexibil-

ity. The color and intensity pattern of a picture stored in memory may be quickly modified in one step by selective placement of the horizontal color boundary. For example, if the entire screen is to the right of the horizontal color boundary, the colors and intensities of the pixels will be selected from color registers 0-3. On the other hand, placing the entire screen to the left results in the colors and intensities of color registers 4-7 being utilized. In this manner, the colors and intensities of the entire picture may be altered by merely changing the address of the horizontal color boundary.

On most television screens, the area 610 defined by the display RAM will be somewhat smaller than the total screen area. Thus there will generally be extra space on all four sides of the display screen not defined by the display RAM. The color and intensity of this area is defined by a two-bit "background" color register. These two bits along with the left/right bit combine to identify one of the 8 color registers which determines the color and intensity of the particular background area. For example, if the two bits contained in the background color register have the value 00 the color and intensity of the background area to the right of the boundary line 54 will be defined by the color register 0, with the area to the left defined by the color register 4, as shown in FIG. 5.

As described earlier, the function generator is enabled to modify pixel data when the data is to be written to a memory address "X" less than 4000 H (A14=0) and that a modified form of the data is actually written to memory location X+4000 H in the display RAM. A register hereinafter called the function generator register determines how the data is modified.

The functions performed on the pixel data are: "expand", "rotate", "shift", "flop", "logical-OR" and "exclusive OR". As many as four of these functions can be used at any one time and any function can be bypassed. However rotate and shift as well as logical-OR and exclusive OR are not done at the same time. The modified pixel data is stored in the display RAM whereby the pixels associated with the pixel data appear similarly modified when displayed.

Referring back briefly to FIG. 2, the microcycler has an 8-bit data bus 66 connecting the microcycler to the video processor 52 and I/O chip 50. The expand function expands the 8 bits contained on the microcycler data bus into 16 bits where each bit of the 8 bits represents one pixel. In other words, it expands 1-bit pixel data into 2-bit pixel data. For example, a 0 on the data bus is expanded into one 2-bit pixel data value and a 1 on the data bus into another 2-bit pixel data value. Accordingly, the pixel data before being expanded is encoded at a first level which can be decoded into pixel data encoded at a second level. Thus, the pixel data on the 8-bit microcycler data bus is encoded at the first level as 1-bit pixel data and when expanded, it is encoded into pixel data at the second level, i.e., 2-bit pixel data. In this manner, two-color patterns can be stored in a ROM in half the space.

The generator functions shift, flop and rotate can be thought of as operating on the pixel data as a whole rather than the individual bits of each pixel. Each byte of the display RAM 42 can be thought of as four 2-bit locations, each location corresponding to a pixel and storing one of four pixel data values (0-3) although the pixels are, of course, actually elements of the picture displayed on the screen. The four pixel data values of the first byte, byte 0, will be referred to as P0, P1, P2

and P3. P0 is composed of the first two bits (or least significant bits) of the byte.

The shift function shifts the pixel data 0, 1, 2 or 3 pixel locations to the right. FIG. 6 illustrates the effect of the above mentioned shifts upon the 3 bytes. The pixel data values are shifted relative to each other wherein the pixels that are shifted out of one byte are shifted into the next byte with the corresponding pixels on the screen appearing shifted a similar amount when displayed. Zeros are shifted into the first byte of a sequence.

The output of the flop function is a mirror image of its input, the original data. The pixel locations interchange pixel data values relative to each other, i.e., the first and fourth pixel location of each flopped byte exchange pixel data values as to the second and third as shown in FIG. 6. The four pixels associated with the flopped byte will similarly appear flopped relative to each other when displayed on the screen.

The rotate function rotates a four pixel by four pixel block of data 90° in clockwise direction such that the pixel data values are rotated relative to each other. FIGS. 7A and 7B illustrate an example of rotation. The sixteen pixel data locations correspond to sixteen contiguous pixels displayed on the screen.

The logical OR and exclusive OR functions operate on a byte as 8 bits rather than four 2-bit pixel data. When the OR function is used in writing pixel data to the display RAM, the input pixel data is logical OR-ed with the contents of the display RAM location being accessed. The result of the logical OR is sent to the display RAM at the above location. The exclusive-OR function operates in the same way except that the data is exclusive OR-ed instead of logical OR-ed.

The illustrated system can accommodate up to four player control handles 12a-12d (FIG. 1) at once. Each handle has five switches (i.e., the trigger switch, and four joy-stick directional switches) and a potentiometer. The switches are ready by the CPU 46 via input ports through the I/O chip 50 (FIG. 2). These input ports are diagrammatically shown in FIG. 8 as input ports 10-1F H where the port number indicates its hexadecimal address. Thus the port at which the player control handle switches for player 1 are read has a hexadecimal address of 10H.

The trigger switch for each player control handle is read at bit 4 and the four directional switches of the joy-sticks are read at bits 0-3. The signals from the potentiometers are converted to digital information by an 8-bit analog to digital converter (FIG. 71A). The four potentiometers are read at input ports 1C-1F H (FIG. 8). All zeros are fed back when the potentiometer is turned fully counterclockwise and all 1's are fed back when turned fully clockwise.

The 24-button keypad 18 is read at bits 0-5 of ports 14-17H. The input data is normally zero and if more than one button is depressed, the data should be ignored.

The microcycler functions as an interface between the CPU and the peripheral devices. The CPU 46 of FIG. 2 has a 16-bit address bus and an 8-bit data bus connecting the CPU to the microcycler 60. Referring now to FIG. 9, the microcycler 60 combines the 16-bit address bus, A0-A15, and the 8-bit data bus, D0-D7, from the CPU 46 into one 8-bit microcycle data bus 66, MXD0-MXD7, connected to the address chip 56, the data chip 54, and the I/O chip 50. One advantage of the microcycler is that the number of connector pins of the

integrated circuit chips may be reduced since there are fewer connecting lines.

The microcycle data bus can have any of four modes which are defined by the contents or data carried by the microcycle data bus 66. Its mode is controlled by control signals MC0 and MC1 which are generated by the data chip from a plurality of CPU control signals which will be more fully explained later. The microcycle data bus mode is also controlled by a CPU control signal RFSH which indicates that the lower 7 bits of the address bus contains a "refresh" address for refreshing the RAM dynamic memories. The CPU control signals are discussed more fully in the Zilog Z80-CPU Technical Manual and is hereby incorporated by reference as if fully disclosed herein. The microcycle modes are shown below:

TABLE I

RFSH	MC1	MC0	Microcycle Data Bus Contents
0	0	0	A0-A7 from the CPU
0	0	1	A0-A7 from the CPU
0	1	0	A0-A7 from the CPU
0	1	1	A0-A7 from the CPU
1	0	0	A0-A7 from the CPU
1	0	1	A8-A15 from the CPU
1	1	0	D0-D7 from the CPU
1	1	1	D0-D7 to the CPU

As can be seen above, when the RFSH signal is a logical zero or low state, the microcyler will allow the address bits A0-A7 from the CPU to be conducted through regardless of the state of MC0 or MC1 in order to refresh the RAM. However, when RFSH is a logical 1 (inactive), MC0 and MC1 determine the contents of the microcycle data bus MXD0-MXD7.

The microcyler as well as the interconnection of the various integrated circuit chips of the low resolution mode system are shown in greater detail in FIGS. 10A-C. The microcyler 60 comprises two 8-line to 4-line multiplexers 70 and 72, having four output lines MXD4-MXD7 and MXD0-MXD3, respectively, and each having 4A and 4B input lines, an enable input E and a select input S.

The address lines A0-A3 and A8-A11, from a CPU address bus 73 from the CPU 56 are connected to the A and B input lines of the address multiplexer 72, respectively. Similarly, the address bus lines A4-A7 and A12-A15 are connected to the 8 input lines of the address multiplexer 70. The address multiplexers 70 and 72 can selectively conduct either the "low address" bits A0-A7, or the "high address" bits A8-A15, to the microcycle data bus MXD0-MXD7 when enabled. The multiplexers have common industry designation number 74LS257.

The microcyler further comprises an 8 line bidirectional data gate 74 having 8 input/output lines connected to a CPU data bus 75 from the CPU 56, 8 input/output lines connected to the microcycle data bus MXD0-MXD7, a direction input DIR and an enable input CD. The data gate 74 can conduct data either from the CPU data bus 75 to the microcycle data bus 66 or from the microcycle data bus 66 to the CPU data bus 75 as determined by the state of the DIR input when enabled.

These three logic elements 70, 72, and 74, function as a 24-line to 8-line multiplexer to sequentially conduct groups of address signals and groups of data signals to the microcycle data bus, in response to the control signals MC0 and MC1 and the CPU control signal

RFSH. Alternatively, the gate 74, of the microcyler further functions as a gate for conducting data signals from the microcycle data bus to the CPU data bus.

The microcycle data bus 66 is connected to the MXD0-MXD7 inputs of the address chip 56, data chip 54 and I/O chip 50. The microcyler 60 had input lines 76, 78, and 80 for the control signals RFSH, MC1 and MC0 respectively. The input line 76 operably connects the CPU 56 RFSH output to the inputs of a pair of NAND gates 81 and 82. The output of the NAND gate 81 is inverted by an inverter 84 whose output is connected by a line 85 to the enable input 'E' of the multiplexers 70 and 72 and is also connected to the input of a NAND gate 86 whose output is connected to the enable input CD of the gate 74. Thus, when the CPU 56 prepares to refresh the RAM, the refresh control signal, RFSH, will go to the low state causing the output of the NAND gate 81 to go high which is inverted by the inverter 84. A low state at the enable input E of the multiplexers 70 and 72 causes these logic elements to be enabled whereby address signals can be conducted to the microcycle data bus 66. A low state on the line 85 also causes the output of the NAND gate 86 to go high which is presented to the enable input CD of the gate logic element 74 causing the gate 74 to be disabled whereby the outputs of the logic gate 74 are forced to an off state.

The output of the NAND gate 82 is connected to an inverter 88 having an output line 90 connected to the select inputs S of the multiplexers 70 and 72. Thus, when the refresh multiplexer control signal RFSH is low, the output of the NAND gate 82 is high. Consequently, the output of the inverter 88 is low. A low state presented at the selector input S causes address bits presented at the A inputs to be conducted to the multiplexer data bus. Thus when RFSH is low, the low address, A0-A7, is conducted to the microcycle data bus for use in the refresh cycle.

The input lines 78 and 80 connect data chip 54 MC1 and MC0 outputs to the inputs of NAND gates 81 and 82, respectively. When the control signal RFSH is high, i.e., a refresh is not being done, the outputs of the NAND gates 81 and 82 are determined by the microcyler control signals MC1 and MC0, respectively, from the data chip 54. Thus, when the control signal MC1 is in a low state, the output line 85 is also in a low state which enables the multiplexer logic elements 70 and 72 and disables the gate logic element 74 as when the RFSH signal is low. Thus, either the low address or the high address will be conducted onto the microcyler data bus as determined by the control signal MC0. When the control signal 'MC0' is in a low state, the output line 90 is also low which causes the low address to be conducted onto the microcyler data bus. If MC0 is at a high state, the high address is conducted to the microcyler data bus.

Control signal MC1 (and RFSH) at a high state results in a high state at control line 85 which disables the multiplexers 70 and 72 and enables the gate 74. Thus, the data on the data bus 75 for bits D0-D7 from the CPU 56 will be gated onto the microcyler data bus MXD0-MXD7, or the data on the microcyler data bus will be gated onto the data bus of the CPU, depending upon the direction input DIR. The direction input DIR is connected by a line 92 to the output of the NAND gate 82. Thus, the state of the control signal MC0 (with RFSH high) determines the direction that the gate 74

11

will gate the data. For example, if MC0 is in a low state, the output of the NAND gate 82 will be high resulting in the contents of the data bus D0-D7 being gated onto the microcycler data bus; if MC0 is high, the contents of the microcycler data bus will be gated onto the data bus D0-D7 to the CPU 56.

A power supply indicated generally at 93 supplies +15 v, +10 v, +5 and -5 v to the system. A clock circuit 94 comprising a 14.31818 MHz oscillator 96 and divider stages 98, provides a 7 MHz clock signal 7M, and an inverted 7 MHz clock signal 7M, to the 7M and 7M inputs, respectively, of the data chip 54. A clock signal ΦG, generated by the data chip 54 from the 7M and 7M clock signals, is outputted to a buffer 100 having output lines for clock signals Φ and Φ. The clock signals Φ1 and Φ2 are connected to the Φ and Φ inputs of the address, data and I/O chips.

The CPU address bus 73 and data bus 75 are connected to the system ROM 48 having inputs A0-A12 and D0-D7 for the address and data bits, respectively. The address bus 73 and data bus 75 are also connected to the cassette ROM 24 (not shown) and the extension plug 77 (for expanding the system).

The system ROM chip 48 has a chip select input CS connected to the output of the chip select logic indicated at 79a and b with the cassette ROM chip select input CCS also connected to the output of the chip select logic 79a and b. The outputs of the logic 79a and b are functions of the CPU control signals MEMORY REQUEST (MREQ) and READ (RD), the address bits A13-A15 and the memory disable signals SYSEN, CASEN, AND BUZZOFF from the extender plug 77.

DATA CHIP

The CPU control signal lines MEMORY REQUEST, INPUT/OUTPUT REQUEST, READ, and MACHINE CYCLE 1 are operatively connected to the data chip inputs MREQ, IORQ, RD, and M1, respectively, from the CPU 56. Two more control lines carrying control signals generated by the address chip 56 are connected to the data chip inputs LTCHDO, and WRCTL, respectively. The data chip had a VDD input connected to a +5 volts source, a VGG input connected to a +10 volt source, and a DVSS input connected to ground. Two more inputs SERIAL 0 and SERIAL 1 are grounded since they are used in the high resolution mode.

The data chip 54 has a plurality of outputs including the memory data inputs and outputs MD0-MD7, connected by a memory data bus 102 to the display RAM 42. The data chip input/output MD0 is operatively connected to the data input, D1, and data output D0, ports of the RAM chip 104a, with other memory data input/outputs, MD1-MD7 of the data chip similarly connected to seven RAM chips 104b-h. The data chip also has analog video outputs R-Y, B-Y, VIDEO and +2.5 volts reference operatively connected to the RF modulator 58 (not shown). The data chip has clock signal outputs, VERTICAL DRIVE (VERT. DR.) and HORIZONTAL DRIVE (HORZ. DR.), connected to the address chip 56. Finally, the data chip has control signal outputs MC0 and MC1 connected to the microcycler (as noted before) and an output DATEN used to generate the write enable signal, WE, for the RAM chips.

A schematic block diagram of the data chip 54 is shown in FIGS. 11A-11F. The microcycle generator 106 of FIG. 11A generates the microcycle control sig-

12

nals MC0 and MC1 from the CPU control signals IORQ, MREQ, RD, and M1. Also generated are microcycle decoder control signals LOAD LOW (LDL1) and LOAD HIGH (LDH1) for loading the low and high address bits respectively.

A more detailed schematic diagram of the data chip is shown in FIGS. 13A-EE with a composite diagram of these figures shown in FIG. 14. The microcycle generator has an input line 108 for the MREQ control signal and an input line 110 for the IORQ control signal, both of which are connected to the inputs of a NAND gate 112 whose output is connected by an inverter 114 to the inputs of a pair of NOR gates 116 and 118. The microcycle generator has an input line 120 for the CPU control signal RD which is connected to the other input of the NOR gate 116. The output of the NOR gate 116 is connected by an inverter 122 to the input of an AND gate 124.

The output of the NOR gate 118 is connected to the input of a NOR gate 126 whose output is connected to the input of a NOR gate 128 with the output of the AND gate 124 connected to the other input of the NOR gate 128. The output of the NOR gate 128 is connected by a gating transistor 130 which acts as a delay to the input of a NOR gate 132. The gate of the transistor 130 is connected to the clock signal line Φ2. Φ2 is the complement of the clock signal Φ and a clock signal Φ1 is Φ uncomplemented.

The output of the NOR gate 132 is connected by a gating transistor 134 (which also acts as a delay) to an inverter 136 having an output line 138. The gate of the "delay" transistor 134 is connected to the clock signal Φ1.

The output line 138 is connected to the inputs of the AND gate 124 and the NOR gate 126 and is also connected by a delay transistor 140 to the input of a NOR gate 142. The gate of the transistor 140 is connected to the clock signal 7M. The output of the NOR gate 142 is connected by a delay transistor 144 to an inverter 147 having an output line 148. The gate of the transistor 144 is connected to the 7M clock signal.

The output line 148 of the inverter 146 is connected to an input of a NOR gate 150 whose output is connected to an inverter 152. A transistor 154 is connected to the voltage source VDD and to ground by a transistor 156. The gate of the transistor 154 is connected to the output of the inverter 152 and the gate of the transistor 156 is connected to the output of the NOR gate 150. The junction of the transistors 154 and 156 at the line 80 carries the microcycle control signal MC0.

The MREQ and IORQ input lines, 108 and 110, are connected to the input AND gate 160 whose output is connected to a NOR gate 162. The output line 138 of the inverter 136 is also connected to the input of a NOR gate 164 whose output is connected to the input of the NOR gate 162. The output of the NOR gate 162 is connected by a delay transistor 166 to a NOR gate 168. The gate of the transistor 166 is connected to the Φ2 clock signal. The output of the NOR gate 168 is connected by a delay transistor 170 to an inverter 172 having an output line 174. The gate of the transistor 170 is connected to the Φ1 clock signal.

The output line 174 is connected to an input of the AND gate 160 and inputs of the NOR gates 118 and 164 and is also connected by a delay transistor 176 to a NOR gate 178. The gate of the transistor 176 is connected to the 7M clock signal. The output of the NOR gate 178 is connected by a delay transistor 180 to an inverter 82

having an output line 188. The gate of the transistor 180 is connected to the clock signal 7M.

The output line 188 of the inverter 182 is connected to a NOR gate 190 whose output is connected to an inverter 192. A gating transistor 194 is connected to the voltage source VDD and to a transistor 196 which is connected to ground. The output of the inverter 192 is connected to the gate of the transistor 194 and the output of the NOR gate 190 is connected to the gate of the transistor 196. The junction of the transistors 194 and 196 at the line 78 carries the microcycle control signal MC1.

The state of the control signal MC1 is the same as the output of inverter 192 since a high state (logical 1) output of the inverter 192 will turn on the transistor 194 causing the MC1 line 78 to also go high. Similarly, a high output from the NOR gate 190 (when inverter 192 is at a low state) causes the transistor 196 to turn on which causes the MC1 control signal line 78 to also go low. The state of the MC0 control line 80 is similarly the same as the state of the inverter 152.

The microcycle generator has another input 200 for the CPU control signal $\overline{M1}$ which is connected to the input of a NOR gate 202 having another input connected to the input line 110 for the CPU control signal \overline{IORQ} . The output of the NOR gate 202 is connected to the inputs of the NOR gates 168, 132, 178, 142, 190 and 150.

The $\overline{M1}$ CPU control signal is active when low (logical 0) and indicates that the current machine cycle is an operation code fetch cycle of an instruction execution. Thus, the $\overline{M1}$ control signal is normally high (logical 1) whenever the CPU is accessing a peripheral device such as a video processor. Hence, the NOR gate 202 having a logical 1 presented at the input will output a logical 0. This logical 0 is presented at the inputs of the NOR gates 132, 168, 142, 178, 150 and 190 resulting in these NOR gates operating as inverters whenever the $\overline{M1}$ control signal is high.

Similarly, whenever $\overline{M1}$ goes low indicating that the current machine cycle is the fetch cycle of an instruction execution, \overline{IORQ} will normally be high with the same effect upon the above-mentioned NOR gates with an exception. \overline{IORQ} and $\overline{M1}$ will both go low during an "interrupt acknowledge" cycle. With these two control signals both at a low state, the NOR gate 202 will output a high state causing the NOR gate 150 to produce a low state forcing the control signal MC0 to a high state or 1. In a similar fashion, the output of the NOR gate 190 is forced to a low state which also forces the control signal MC1 to a high state.

Referring back to the microcycle modes set out in Table I, it is seen that where MC0 and MC1 are both a logical 1, the microcycler will gate data from the microcycler data bus to the CPU data bus. This data was placed on the microcycler data bus by the peripheral device initiating the interrupt and will be used by the CPU in its response to the interrupt signal.

The "MEMORY REQUEST" control signal, MREQ, is active when low and indicates that the address bus of the CPU holds a valid address for a memory read or a memory write operation. The "INPUT-OUTPUT REQUEST" control signal \overline{IORQ} , is also active when low and indicates that the lower half of the address bus holds a valid I/O address for a I/O read or write operation. The read control signal, \overline{RD} , is active when low and indicates that the CPU wishes to read data from the memory or an I/O device. When high,

\overline{RD} indicates the CPU wishes to write data to memory or an I/O device.

The generation of the microcycler control signals MC0 and MC1 as a function of the CPU control signals, MREQ, \overline{IORQ} , and \overline{RD} together with clock signals $\Phi 1$ and 7M, are illustrated for a plurality of read and write operations in FIGS. 12A-G. An example of MC0 and MC1 as functions of MREQ \overline{RD} , and the clock signals $\Phi 1$ and 7M, is shown for a memory write operation in FIG. 12A.

A clock state, T, is defined by one complete period of the clock signal Φ . At the beginning of the initial clock state T1, the CPU control signals MREQ \overline{RD} are at the same state as the previous clock state which is a high state with the microcycler control signals MC0 and MC1 also at the same state as the previous clock state which is a low state. During T1, after the clock signal ϕ goes low, MREQ goes low which indicates that the CPU address bus holds a valid address for the memory write operation.

Referring to FIG. 13, the NAND gate 112 has the control signals MREQ and \overline{IORQ} presented at its inputs which are both inactive or a logical 1 at the beginning of T1. When MREQ goes low, the output of the NAND gate 112 goes high which is inverted by the inverter 114 presenting a low state to one input of the NOR gate 118 and to one input of the NOR gate 116. The other input of the NOR gate 118 is connected by the line 174 to the output of the inverter 172.

Since $\overline{M1}$ is at a high state, the NOR gates 142, 178, 150 and 190 function as inverters. Thus the output of the inverter 172 at line 174 is at the same state as the previous MC1 state since there are an even number of "inverters" between the line 174 and the gate of the output transistor 194 (except insofar as the 7M and $\overline{7M}$ delay transistors 176 and 180 delay any change in MC1 resulting from a change in the output of the inverter 172 of line 174).

Thus since MC1 is at a low state, the line 174 connected to the input of the NOR gate 118 is at a low state with the other input of the NOR gate 118 at a low state, as noted before. This produces a high state at the output of NOR gate 118 which results in a low state at the output of the NOR gate 126.

The control signal \overline{RD} is at a high state indicating a write operation which causes the NOR gate 116 to output a low state which is inverted by the inverter 122 to produce a high state. The line 138 is at the same state (except for a delay) as the previous MC0 state (in a manner similar to that for the line 174) which causes the output of the AND gate 124 to be low. The NOR gate 128 thus has a low state presented at both of its inputs which results in a high state produced at its output.

This output is conducted when the clock signal $\Phi 2$ goes high and is inverted by the NOR gate 132. The transistor 134 conducts this output when the clock signal $\phi 1$ goes high resulting in the output of the inverter 136 going high. Thus the output of the inverter 136 assumes the same state as the NOR gate 128 on the positive edge 200 (i.e., going from a low state to a high state) of the clock signal Φ (FIG. 12A).

The high state at the output of the inverter 136 is conducted by the transistor 140 when the clock signal $\overline{7M}$ goes high which is inverted by the NOR gate 142 and conducted by the transistor 144 when the clock signal 7M goes high. The logical 0 is then inverted by the inverter 146, NOR gate 150, and inverter 152 to produce a high state at the output of the inverter 152

which turns on the transistor 154 to produce the high state at the line 86 which is the MC0 control signal line. Referring back to FIG. 12A, it is seen that the control signal MC0 goes to a high state on the positive edge 202 of the clock signal 7M which follows the positive edge 200 of the clock signal Φ occurring after the CPU control signal \overline{MREQ} goes low.

When MC0 changes from a low state to a high state, the contents of the microcycle data bus changes from the low address, A0-A7, to the high address, A8-A15. Thus the 16 address bits from the CPU are transmitted to the video processor and I/O chip in 2 eight-bit groups or slices.

The output of the inverter 136 rising to a high state causes the NOR gate 164 having an input connected to the output line 138 of the inverter 136 to fall to a low state. The output of the AND gate 160 is also low since \overline{MREQ} is low causing the output of the NOR gate 162 to go high. This high output appears at the output of the inverter 172 at the line 174 on the positive edge 204 (FIG. 12A) of the clock signal Φ marking the start of the clock state Tw.

The high state then appears at the gate of the transistor 194 on the positive edge 206 of the clock signal 7M (FIG. 12A) causing the control signal MC1 to rise to a logical 1. The \overline{RD} signal is at a high state (indicating a write operation) which causes the NOR gate 116 to output a "zero" which is inverted by the inverter 122. The output of the inverter 136, which is at a high state, is returned to the AND gate 124 causing the AND gate to output a "one" which causes the NOR gate 128 to output a "zero". This low state appears at the output of the inverter 136 on the positive edge 204 of the clock signal Φ (FIG. 12A). The low state then appears at the MC0 control signal line 80 on the positive edge 206 of the 7M clock signal (FIG. 12A).

With MC0 at a low state and MC1 at a high state, the contents of the CPU data bus are gated onto the microcycle data bus. Thus data placed on the CPU data bus is transmitted to the peripheral devices on the microcycle data bus.

During clock state T3, \overline{MREQ} returns to a high state. Since \overline{MREQ} as well as the output of the inverter 172 at line 174 and \overline{IORQ} are at a high state, the output of the AND gate 160 is high which causes the output of the NOR gate 162 to go low. This low output appears at the line 172 on the positive edge 208 of the Φ 1 clock signal at clock state T1. The low state at line 172 appears at the gate of the output transistor 194 (with a high state at the gate of the transistor 196) at the positive edge 210 of the clock signal 7M causing the microcycle control signal MC1 to go low. The microcycler is now ready to transmit the low address of the next address presented at its inputs. The relationship of the microcycler control signals MC0 and MC1 to the CPU control signals and system clock signals Φ and 7M is shown for a variety of other read and write operations in FIGS. 12B-G.

The microcycler further comprises a NOR gate 201 having inputs connected to outputs of the inverters 146 and 182 and to the clock signal Φ 1. A NOR gate 203 also has inputs connected to the output of the inverter 182, to the output of the inverter 146 by an inverter 205, and to the clock signal input Φ . An output line 226 of the NOR gate 201 carries the microcycle decoder control signal LDL1 which is a logical 1 when the outputs of the inverters 146 and 182 are a logical 0 (corresponding to both MC0 and MC1 a logical 0), together with Φ 1 a logical 0. An output line 228 of the NOR gate 203

carries the signal LDL1 which is a logical 1 when MC0 is a logical 1, MC1 a logical 0 and Φ 1 a logical 0.

Each of the address, data, and I/O chips has a plurality of registers. Each of these registers is individually addressable by the CPU for inputting or outputting data contained in the register.

The data chip is shown in FIG. 11B to the microcycle decoder 212 which assembles 11 address bits A0-A10 from the low address bits, A0-A7, and high address bits, A8-A15, transmitted from the microcycle data bus. The microcycle decoder 212 has an eight bit input line connected to all the bits of an eight-bit data chip data bus 66a and a three-bit input line connected to the lower 3 bits of the data bus 66a. The microcycle data bus 66 is connected to the data bus 66a by a tristate buffer 273 (FIG. 11C). (Other buffers shown in the more detailed schematic FIG. 13 are omitted from the FIGS. 11A-F for clarity).

The microcycle generator 106 (FIG. 11A) generates control signals LDL1 and LDH1 to signal that the microcycle data bus contains the low address bits or the high address bits, respectively. The microcycle decoder 212 is operatively connected to the microcycle generator to input these control signals such that the decoder latches up the low address bits from the eight bit input lines when LDL1 is high and subsequently the high address bits A8-A10 on the three bit input line when the control signal LDH1 is a high. The 11 bits latched in the microcycle decoder are utilized to address the registers on the data chip. The microcycle decoder has an 11 bit output bus A0-A10 which is connected to an address decoder 214 which decodes the address bits to activate one of a plurality of register select lines 216-222. Register select line 216 actually represents eight register select lines for eight different "color" registers 224.

In addition to the proper address, the register select lines 216-221 require the concurrence of a data chip generated control signal, \overline{OUTPUT} , in order to be activated. The eight color register select lines 216 further require a CPU generated control signal \overline{IORQ} . The register select line 222 requires the concurrence of another data chip generated control signal \overline{INPUT} , to be activated. The \overline{INPUT} and \overline{OUTPUT} signals are functions of Z-80 CPU control signals including \overline{MREQ} , \overline{IORQ} , \overline{RD} and \overline{MI} and are generated to compensate for any delay caused by the microcycler.

The register select lines 216-221 are operatively connected to eight color registers 0-7, an "expand" register, "function generator" register, "vertical blank" register, "horizontal color boundary" and "background color" register and "low/high resolution mode" register, respectively. The line 222 is operatively connected to a multiplexer, which when activated causes the multiplexer to select the output of an "intercept" register. In this manner, the CPU may select any particular register of the data chip by transmitting an address corresponding to the register which is transmitted in two groups, the low and high addresses, by the microcycler to the microcycle decoder which reassembles the address bits into address bits A0-A10. These bits are then decoded and the corresponding register select line is activated which enables the addressed register to input or output data to the CPU via the microcycle data bus.

The microcycle decoder 212 and address decoder 214 are shown in greater detail in FIG. 13. The microcycle decoder 212 comprises an 11-bit latch with the eight least significant bits A0-A7 each having an input connected to the D0-D7 lines, respectively, of the data bus

66a. Each of the A0-A7 bits of the latch also have an input connected to the LDL1 control signal line 226 and an input connected the line 226 through an inverter 227. The most significant bits A8-A10 each have an input connected to the D0-D2 lines, respectively, of the data bus 66a and each has an input connected to the LDH1 control signal input line 228 directly, and an input connected to the line 228 through an inverter 229. The A0 bit has output lines A0 and its complement $\overline{A0}$ with the A1 bit having outputs A1, $\overline{A1}$, etc. all connected to the address decoder 214.

An example of a bit circuit of the latch of the microcycle decoder is shown in FIG. 13. The input of the A0 bit circuit of the latch is connected to a gating transistor 230 whose gate is connected to the LDL1 control signal line 226. The 1 input is also connected to the D0 line of the data bus 66a which carries (among others) address bits A0 and A8. Transistor 230 is connected to an inverter 232 whose output is the $\overline{A0}$ output line of the A0 latch which is also connected to an inverter 234 whose output is the A0 output line. The output of the inverter 234 is connected to a gating transistor 236 whose gate is connected to the output of inverter 227 (FIG. 13) which carries LDL1. The output of the transistor 236 is connected to the input of the inverter 232.

The bit on the D0 line of the data bus 66a is presented to the input of the transistor 230 which is gated by the LDL1 control signal when the D0 line carries the address bit A0. The inverter 232 inverts the address bit A0 and outputs the bit as address bit $\overline{A0}$. The output of the inverter 232 is inverted by inverter 234 whose output is the address bit A0. The bit A0 is stored in the A0 bit of the latch in this manner.

The address decoder is shown in FIG. 13 to comprise a programmed logic array (PLA) having a plurality of input lines A0-A10 and $\overline{A0}$ - $\overline{A10}$ connected to the corresponding output lines of the microcycle decoder 212. A plurality of output lines 217-222 and 238-253 are selectively coupled to the PLA input lines by a plurality of pull-down transistors, each of which is represented by a small circle 254.

An example of these pull-down transistors, the transistor coupling the input line A10 to the output line 238 is shown in greater detail in FIG. 16. If the address bit A10 equals 1, i.e., a high state, the A10 address line will cause the pull-down transistor 254 to turn on which "pulls down" the output line 238 to ground.

Each output line 217-222 and 238-253 is connected to the voltage source VDD by a pull-up transistor 260 referring back to FIG. 13. A logical 1 on any address bit input line coupled to an output line will cause that output line to be grounded which is a low state or logical 0.

The input lines of the PLA are selectively coupled to the output lines by the pull-down transistors 254 such that a particular output line will produce a logical 1 only when a predetermined address consisting of a predetermined combination of 1's and 0's are presented on the address input lines A0-A10 and $\overline{A0}$ - $\overline{A10}$.

The output lines 217-221 are coupled to the \overline{OUTPUT} control signal line 262 by pull-down transistors

264 so that in addition to the proper address, the \overline{OUTPUT} control signal must be low in order for one of these control lines to output a logical 1. For example, if the address bits A7, A6, A5, A4, A3, A2, A1 and A0 (A7 being the most significant) have the values 0, 0, 0, 1, 1, 0, 0 and 1, respectively, the control line 217 will be a logical 1, if the \overline{OUTPUT} control signal is also low. Since the PLA output line 217 is the "expand" register select line, the expand register will be selected if the address bits A7-A0 have the value 00011001 or 19H. Thus 19H is the hexadecimal address of the expand register. If any of the address bits A7-A0 are different from the values just listed, the expand register will not be selected. For example, if the address bit A7 is a 1 instead of a 0, the pull-down transistor 254 associated with the A7 input line and the PLA output line 217 will be turned on which pulls the output line 217 to a logical 0.

The output line 222 has an associated address 8H and, as seen in FIG. 11B, is the "intercept" register select line. The intercept register select line 222 is coupled to an \overline{INPUT} control signal line 266 by a pull-down transistor 268 so that in addition to the address 8H, the \overline{INPUT} control signal must be low in order for the register select line 222 to be at a logical 1 state which will select the intercept register.

The output lines 238 and 239 are connected to the input of a NOR gate 270 whose output is connected to a NOR gate 272. The other inputs of the NOR gate 272 are the control signal line 262 and a \overline{IORQ} control signal line 270. Thus, either of two hexadecimal addresses, BH or OH, will cause the output of the NOR gate 270 to go low which will cause the output of the inverter 272 to go high if the control signal \overline{OUTPUT} and the control signal \overline{IORQ} are both low.

The output lines 240 and 241, 242 and 243, etc. are also connected to a plurality of NOR gates 271 which are connected to a plurality of NOR gates 272 which also have inputs connected to the \overline{OUTPUT} control signal line 262 and a \overline{IORQ} control signal line 270. The output lines 216 of the NOR gates 272 are the register select lines for the color registers 224, as seen in FIG. 11B.

Thus, either the hexadecimal address 8H or BH will select color register 0. There is an extra address for each color register to accommodate a color block transfer operation which will be described in more detail later.

Thus, the CPU may address or select a particular register in order to input or output data from or to that register by transmitting the register's associated address together with the proper CPU control signals. The microcycler transmits this address in two groups, the low and high addresses, which are then reassembled by the microcycler decoder 212. The address latched in the microcycler decoder is decoded by the address decoder 214 which activates a register select line. The register select line enables the associated register to input from or output data to the microcycle data bus. The hexadecimal addresses for the input and output ports or registers for the Address, Data and I/O chips are set forth in Table II below:

TABLE II

OUTPUT PORTS		INPUT PORTS	
PORT ADDRESS	FUNCTION	PORT ADDRESS	FUNCTION
ΦH	Color Register Φ	8H	Intercept Feedback

TABLE II-continued

OUTPUT PORTS		INPUT PORTS	
PORT ADDRESS	FUNCTION	PORT ADDRESS	FUNCTION
1H	Color Register 1		Multiplexer
2H	Color Register 2	EH	Vertical Feedback Register
3H	Color Register 3	FH	Horizontal Feedback Register
4H	Color Register 4	1ΦH	Player 1 Handle
5H	Color Register 5	11H	Player 2 Handle
6H	Color Register 6	12H	Player 3 Handle
7H	Color Register 7	13H	Player 4 Handle
8H	Low/High Resolution Register	14H	Keypad Column Φ (right)
9H	Horizontal Color Boundary Register	15H	Keypad Column 1
	Background Color Register	16H	Keypad Column 2
AH	Vertical Blank Register	17H	Keypad Column 3 (left)
BH	Color Block Transfer		
CH	Function Generator Register		
DH	Interrupt Feedback Register		
EH	Interrupt Enable and Mode Register		
FH	Interrupt Line Register		
1ΦH	Master Oscillator Register		
11H	Tone A Frequency Register		
12H	Tone B Frequency Register		
13H	Tone C Frequency Register		
14H	Vibrato Register		
15H	Tone C Volume, Noise Modulation and MUX registers		
16H	Tone A Volume and Tone B Volume Registers		
17H	Noise Volume Register		
18H	Sound Block Transfer		
19H	Expand Register		

The functional generator of the video processor can perform a variety of functions or modifications to the pixel data as the data is written to the display RAM by the CPU from the system or cassette ROM. The function generator is enabled when the address of the data is less than 4,000H (address bit A14 equal to 0). The function generator is contained on the data chip 54 and is shown in FIG. 11C to comprise a 7-bit function generator register 274 which is connected to the data bus 66a by a 7-bit input line 276. The data chip data bus 66a is operatively connected to the microcycle data bus 66 by the tri-state buffer 273 shown in FIG. 13 to comprise 8 units 273a-h. (Buffer unit 273a, typical of the units 273a-h, is shown in greater detail in FIG. 17). The output 1 of each unit is connected to the data bus 66a by a buffer 611 (logically similar to that shown in FIG. 18).

The data contents of the register 274 determine how the pixel data is to be modified. The CPU 46 (FIG. 2) may output data to the register 274 by transmitting the address CH to the microcycle decoder 212 and address decoder 214 of FIG. 11B which activates the function generator register select line 218. When the register select line 218 is activated, the function generator register 274 is enabled to input (or latch up) the 7 bits of data transmitted by the CPU. The bits of the data contained within the function generator register 274 relate to different modifications of the pixel data as shown below in Table III:

ferent modifications of the pixel data as shown below in Table III:

TABLE III

Bit	0	Least Significant Bit of Shift Amount
1	1	Most Significant Bit of Shift Amount
2	2	Rotate
3	3	Expand
4	4	OR
5	5	Exclusive-OR
6	6	Flop

The order in which the functions are performed is as follows: expansion is done first; rotating or shifting; flopping; and logical-OR or exclusive-OR. The video processor performs the modifications in response to the data stored in the function generator register. A logical 0 or 1 in the bits 2-6 determine whether or not the corresponding function is performed. Bits 0 or 1 of the function generator register determine the amount, if any, of the shift. As many as four of these functions can be used at any one time and any function can be omitted. However, rotate and shift as well as logical-OR and exclusive-OR cannot be done at the same time.

The expand function expands the 8 bits contained on the microcycle data bus 66 four bits at a time into 16 bits. It expands a 0 on the microcycle data bus into one

2-bit pixel and a 1 into another 2-bit pixel. Thus, two-color patterns can be stored in the system or cassette ROM in half the memory space.

The expand function is performed by an expander indicated generally at 278. During each write operation to the display memory using the expander 278, either the upper half (D4-D7) or the lower half (D0-D3) of the data bus 66a is expanded but the expand function may be bypassed, as will be more fully explained below. The half that is expanded is determined by an expand flip-flop 282 having a reset input connected to the function generator register select line 218 and an output connected to a multiplexer 282. The flip-flop 280 is reset by an output to the function generator register 274 and is toggled after each write operation to the display RAM in which the function generator is utilized. The multiplexer 282 is responsive to the flip-flop to select either the upper half, or lower half, of the bits contained on the data bus 66a and output the selected bits on a 4-bit multiplexer data bus 284 for expansion. The upper half of the data bus 66a is expanded when the flip-flop 280 is at a low or zero state, and the lower half is expanded when the flip-flop toggles to the high state.

A 4-bit "expand" register 286 having a 4-bit output line 288 determines the pixel values into which the data contained on the multiplexer data bus 284 can be expanded. A 0 on the multiplexer data bus will be expanded by an expand decoder 290 connected to the expand register output bus 288 and multiplexer output bus 284 into the pixel value determined by bits 0 to 1 of the expand register 286. A 1 on the multiplexer data bus will be expanded into the pixel value determined by bits 2 and 3 of the expand register 286. Thus, the pixel data on the multiplexer data bus is encoded at the first level to identify either the 0 and 1 or 2 and 3 bits of the expand register. In this manner, the data from the computer is decoded into pixel data encoded at the second level, i.e., the pixel data stored in the expand register, which is transmitted when the particular bits of the expand register are selected and identified. The second level pixel data is stored in the display RAM after other modifications, if any, are performed. The pixel data stored in the RAM, when read, is utilized together with the left/right bit to select a color register to generate the pixels of the display as explained hereinbefore.

The expand register 286 has an address 19H at which the CPU may access the expand register in order to change the contents. The address 19H (together with an OUTPUT signal) transmitted to the address decoder 214 (FIG. 11B) causes the expand register select line 217 to be activated which enables the expand register 286 to receive data on the data bus 66a. In this manner, the pixel data values into which data is expanded may be changed.

The expander 278 is shown in greater detail in FIG. 13. The expand flip-flop 280 has a reset input R connected to the function generator register select line 218 so that the flip-flop is reset with each output of data to the function generator register 274. The flip-flop has a clock input C connected to a clock input line 292 and a clock input \bar{C} also connected to the clock signal input line 292 through an inverter 294. (The line 292 carries a clock signal, SHIFT, which will be more fully explained hereinafter.)

An output \bar{Q} is connected to a D input of the flip-flop 280 so that the flip-flop toggles with each clock signal which occurs with each write to the display RAM. The output \bar{Q} is also connected by a line 296 to the gates of

four transistor switches 298a-d of the multiplexer 282. An output Q of the flip-flop is connected by a line 300 to the gates of four transistor switches 302a-d. (The flip-flop 280 is shown in greater detail in FIG. 19).

The inputs of the transistor switches 298a-d are connected to the four most significant bits (the upper half) of the data bus 66a with the transistor switches 302a-d connected to the four least significant bits (the lower half) of the data bus 66a. If the state of the expand flip-flop 280 is a logical 1, the transistor switches 302a-d will conduct the lower half of the data bus 66a to the expander. Otherwise, a logical 0 will cause the transistor switches 298a-298d of the multiplexer 282 to conduct the upper half of the data bus 66a.

The output of the transistor switches 302d and 298d are connected by an inverter 304 to the gates of a pair of transistor switches 306a and 306b of the expander decoder indicated generally at 290. The output of the inverter 304 is also connected by an inverter 308 to the gates of a pair of transistor switches 310a and 310b.

A line 312a is connected to ground by a transistor 314 whose gate is connected to the output of bit 0 of the expand register 286. (The logic design of each bit of the expand register is similar to that of the bit of the latch of the microcycle decoder 212 shown in FIG. 15). The line 312a is connected to the voltage source VDD by the transistor 306a and a pull-up transistor 316.

If the state of bit 0 of the expand register 286 is a logical 1, the transistor 314 is turned on which pulls the line 312 to ground or logical 0, otherwise it is a logical 1. Thus the contents of bit 0 of the expand register controls the logic state of the line 312 wherein the logic state of the line 312 is the complement of bit 0 of the expand register 286. In a similar manner, the logic state of a line 312b connected to the transistor switch 306b is the complement of the value of bit 1 of the expand register 286.

Also the logic state of a pair of lines 318a and 318b are the complements of the bits 2 and 3, respectively, of expand register 286. The lines 318a and 318b are connected to the transistor switches 310a and 310b, respectively.

If the input of the inverter 304 (either bit 0 or bit 4 of data bus 66a, depending upon flip-flop 280) is a logical 0, the transistors 306a and 306b are turned on, which selects the lines 312a and 312b which contain the complemented values of bits 0 and 1 of the expand register. On the other hand, if the input of the inverter 304 is a 1, the transistors 310a and b are turned on which selects the lines 318a and 318b containing the complemented values of the bits 2 and 3. The transistors 306a and 310a are connected to a common output line referred to as expand data bit 0 or EDB0. Similarly, the transistors 306b and 310b are connected to output line EDB1; thus a bit from the multiplexer 280 at inverter 304 is expanded into the logic states of lines ED0 and ED1, or simply bits ED0 and ED1. A 0 is expanded into bits ED0 and ED1 which are defined by the complement of bits 0 and 1 of the expand register and a 1 is expanded into bits ED0 and ED1 defined by the complement of bits 2 and 3 of the expand register 286.

In a similar manner, the remaining bits of the lower half of the data bus 66a, (or remaining bits of the upper half if the upper half of the microcycle data bus is selected by the multiplexer 282) are expanded into the expand data bits ED2 and ED3, ED4 and ED5, and ED6 and ED7 which are also defined by the complement of either bits 0 and 1 or 2 and 3 of the expand

register. For example, if the expand register bits 0 and 1 contain the values 1 and 0, respectively, the expand register bits 2 and 3 contain the values 0 and 0, respectively, and the half of the microcycle data bus being expanded has the values 0, 1, 1 and 0. These values will be expanded into the pixel values 01, 00, 00 and 01, respectively.

A pixel is generally represented by 2 bits so that a byte of pixel data having 8 pixel data bits or PDB7-PDB0, represents four pixels with the first pixel represented by pixel data bits PDB0 and PDB1, the second pixel by PDB2 and PDB3, etc. The pixel data bit PDB6 will be referred to as the low bit of the first pixel with PDB7 as the high bit. Similarly, the second pixel has low and high bits PDB4 and PDB5, etc.

The functions shift, rotate, and flop can be thought of as operating on pixels as a whole rather than as individual bits. Accordingly, there is provided a shifter, rotator, and flopper for both of the two bits of data representing pixels. Thus, referring to FIG. 11C, there are provided shifter circuits 320a and b, rotator circuits 322a and b, and flopper circuits 324a and b, for the low pixel data bits (PDB6, PDB4, PDB2 and PDB0) and the high bits (PDB7, PDB5, PDB3 and PDB1), respectively, of a byte of pixel data.

The expand function, as with all the other functions, may be bypassed. Accordingly, the expand decoder 290 has a 4-bit output line 326a for the low pixel data bits connected to inputs of a 2-to-1 multiplexer 328a and a four-bit output line 326b for the high pixel data bits connected to inputs of a 2-to-1 multiplexer 328b. The other four inputs of the multiplexer 328a are connected to the low bits (D6, D4, D2 and D0) of the data bus 66a by a 4-bit input line 330a with the other 4 inputs of the multiplexer 328b connected to the high bits D7, D5, D3 and D1 by a line 330b.

The output of the function generator register 274 is connected by a 7 bit output line 332 to a latch 334 having a control input line for address bit A14 connected to the address bus 75 of the CPU. When address bit A14 is low, the contents of the function generator register are gated through the latch 334. The output of the latch 334 corresponding to bit 3 of the function generator register is connected to the select inputs of the multiplexers 328a and 328b by a line 336. Thus, bit 3 of the function generator register controls the multiplexers 328a and 328b.

If bit 3 is a 0, for example, the multiplexer 328a will conduct the low bits of pixel data from the expand decoder 290 but if bit 3 is a 1, the multiplexer 328a will conduct the low bits of pixel data from the data bus 66a. The multiplexer 328b operates in a similar manner for the high bits of pixel data. In this manner, the expand function may be bypassed by placing a 1 in bit 3 of the function generator register.

The output of the multiplexer 328a is connected to the inputs of the shifter 320a and to the inputs of the rotator 322a with the output of the multiplexer 328b connected to the inputs of the shifter 320b and rotator 322b. As noted before, the shift and rotate functions are not performed at the same time. Bits 0 and 1 of the function generator register 274 control the amount of shift, if any, performed by the shifters 320a and b. The outputs of latch 334 corresponding to the bits 0 and 1 are connected to the shifter 320a and 320b by a 2 bit line 338.

Bit 2 of the function generator register controls whether a rotate is performed and its corresponding latch output is connected to rotators 322a and 322b by

a line 340. The output of the shifter 320a and the rotator 322a are connected to the inputs of the flopper 324a with the output of rotator 322b and shifter 320b connected to the input of flopper 324b. The output of the latch 334 corresponding to bit 6 of the expand register 274 is connected to the floppers 324a and b by a line 342 and controls whether a flop function is performed.

The function generator register 274 is shown in FIG. 13 to comprise a 7-bit register having 7 inputs connected to the D6-D0 bits of the data bus 66a. (The logic design of each bit of the register 274 is also similar to the bit of the latch of the microcycle decoder 212 shown in FIG. 15). The latch 334 comprises NOR gates 334a-g each having an input connected to the address bit line A14 and an input connected to an output of bits 6-0, respectively, of the function generator 274. The function generator register select line 218 is connected by a buffer 385, and by an inverter 346, to the function generator register 274.

The multiplexer 328b, rotator 322b, shifter 320b and flopper 324b for the high pixel data bits are constructed and operate in a manner similar to the multiplexer 328a, rotator 322a, shifter 320a and flopper 324a, for the low pixel data bits. Therefore, only those modifiers for the low pixel data bits (PDB6, PDB4, PDB2 and PDB0) will be described in detail. The high and low pixel data bits are modified at the same time and reassembled before being written to the display RAM.

The output of the NOR gate 334d (corresponding to bit 3 of the function generator register) is connected by line 336 to the select input A of the 4 units 328a0, 328a2, 328a4 and 328a6 of the multiplexer 328a. The line 336 is also connected to the select input B of each multiplexer unit by an inverter 348.

One such multiplexer unit, 328a0, is shown in greater detail in FIG. 20. The multiplexer unit 328a0 has an input 1A, connected to the unexpanded MD0 bit of the data bus 66a and an input, 1B, connected to the bit ED0 of the expand data bus 326a. The ED0 input is connected to a D type flip-flop shown generally at 349 having outputs 4 and 5, by a transistor switch 350 having a gate connected to the line 336 (not shown). The MD0 input is connected to the D flip-flop 348 by a transistor switch 351 whose gate is connected to the line 336 through the inverter 348 (also not shown). Thus if the line 336 is logical 1 (which is controlled by bit 3 of the function generator register when the address bit A14 is a logical 0), the ED0 bit from the expander is conducted to the D flip-flop. The output of this D flip-flop defines pixel data bit PDB0. The output of the eight flip-flops of the multiplexer 328a and b for the low and high pixel data bits, respectively, together define PDB7-PDB0. Thus if the line 336 is logical 1, the pixel data bits PDB7-PDB0 will be determined by expand bits ED7-ED0. But if the line 336 is a 0, the unexpanded bit from the data bus 66a is conducted to the D flip-flop and PDB0 is defined by MD0. In such a manner, bit 3 of the function generator register determines whether the expand function is utilized or whether the pixel data from the microcycle data bus is transferred directly. Each multiplexer unit of multiplexer 328a has an output line 352a-d, respectively, and carries the low pixel data bits PDB0, PDB2, PDB4 and PDB6, respectively.

The output line of each multiplexer unit is connected to the shifter for the low pixel data bits, indicated generally at 320a and the rotator for the low bits, indicated generally at 322a in FIG. 13. The shifter 320a comprises a programmed logic array (PLA) 321 having a plurality

of input lines selectively coupled to a plurality of output lines 368a-p by a plurality of pull-down transistors 350. The output lines 352a-d of the multiplexer 328a are four of the PLA input lines.

The shifter 320a further comprises a register 354a 5 having 4 bits 354a0, 354a2, 354a4 and 354a6 which are connected to the inputs 356a-d of the PLA 321, respectively, (with bit 354a0 shown in greater detail in FIG. 21.) The register 354a stores the 4 low bits of the last pixel data byte from the CPU to be written to the display RAM which may be the previous byte of the sequence of bytes (such as those shown in FIG. 6) to be shifted. The register 354a is also clocked by the signal SHIFT.

The NOR gate 344a (corresponding to bit 0 of the function generator register) of the latch 334 is connected by a line 358 to another input of the PLA 321. The line 358 is also connected to an input 359 by an inverter 360. NOR gate 344b (corresponding to bit 1 of the function generator register) of latch 334 is connected by a line 362 to an input of the PLA, with the line 362 also connected to an input 364 by an inverter 366. Bits 0 and 1 of the function generator register define the least and most significant bits of the shift amount performed by the shifter 320a. Each of the output lines 368a-p is connected to the voltage source VDD by one of a plurality of pull-up transistors 370.

The actual amount of the shift performed by the shifter 320a is the complement of the bits contained within bits 0 and 1 of the function generator register since the NOR gates 344a and b invert the outputs of bits 0 and 1 when the address bit A14 is low. Thus, if bits 0 and 1 have the value "11", this is complemented to the values "00" resulting in a shift of 0 pixel positions.

A shift of 1 position shown in FIG. 6 will be explained to illustrate the operation of the shifter 320a. If the bits 1 and 0 of the function generator register have the value "10", the complement of this is "01" indicating a shift of 1 pixel position. Thus, the line 358 will have the logic value of 1 with the line 362 at a logic value 0. The lines 359 and 364 will, of course, be a logical 0 and 1, respectively. As seen by the placement of the pull-down transistors 350, a logical 1 on the line 358 and the line 364 results in all the output lines being pulled down to logical 0 except output lines 368c, 368g, 368k and 368o since these lines do not have a pull-down transistor coupled to either the input line 358 or 364. The output line 368c does have a pull-down transistor 350a coupled to the input line 352b which carries pixel data bit PDB2 from the multiplexer 328a. Thus the logic state of the output line 368c is the complement of the logic state of the input line 352b (or PDB2) from the output of the multiplexer unit 328a2. The pixel data bit PDB0 output of the shifter corresponds to output lines 368a-d and the particular value of PDB0 depends upon which of the lines 368a-d are selected by the input lines 358 and 362. Here, output line 368c was selected, therefore the pixel data bit PDB0 output of the shifter is defined by the PDB2 output of the multiplexer (but complemented). Since PDB0 is the low bit of the two bits representing the first pixel of a byte of pixel data and PDB2 is the low bit of the two bits representing the second pixel, it is seen that the pixel data values outputted by the multiplexer have shifted one pixel position.

Output lines 368e-h of the shifter correspond to PDB2 with output lines 368i-l and 368m-p corresponding to PDB4 and PDB6 respectively. The output line 368g is coupled by a pull-down transistor 350b to the

line 352c which carries the bit PDB4 from the multiplexer. Thus output line 368g (PDB2 of the shifter) has the complement of the logic state of PDB4 from the multiplexer. Output line 368k (PDB4) has the complement of the bit PDB6 from the multiplexer.

The output line 368o of the shifter corresponding to PDB6 is coupled by a pull-down transistor 350d to the output bit 354a0 of the register 354a. Register 354a stores the low pixel data bits of the previous pixel data byte from the CPU to be written to memory. Bit 354a0 contains the pixel data bit PDB0 of the previous byte. Thus the logic state of the output line 368o (PDB6) is the complement of the bit PDB0 of the previous byte to be written.

Thus, for example, if the output bits PDB6, PDB4, PDB2 and PDB0 of the multiplexer 328a are the low bits of the 8 bits representing the pixel values P7, P6, P5 and P4, respectively, of byte 1 of the sequence of bytes to be shifted shown in FIG. 6, and the output of the register 354a0 is the low bit of the 2 bits representing pixel value P0 of the prior byte of the sequence, it is seen that the low pixel data bits PDB6, PDB4, PDB2 and PDB0 of byte 1 (together with the high pixel data bits PDB7, PDB5, PDB3 and PDB1) represent pixel data values P0, P7, P6 and P5, respectively, after a shift operation of 1 pixel position.

It is assumed that the first byte of pixel data of a sequence of bytes to be shifted is the first byte to be written to the display RAM after an output by the CPU to the function generator register. Accordingly, each bit of the register 354a has a reset input connected by a line 372 to the function generator register select line 218 such that the register 354a is reset to 0 with each output to the function generator register. Thus zeros are shifted into the first byte of a sequence as shown in FIG. 6. Each sequence is initialized by an output to the function generator register and therefore data should not be sent to the function generator register in the middle of the sequence.

The output pixel data of the shifter are in complemented form (whether shifted or not) and will be re-complemented by the flopper indicated generally at 324a. The NOR gate 344g has an input connected to the A14 address bit and an input connected to bit 6 of the function generator register 274 which determines whether the flop function is performed when A14 is low. The output of the NOR gate 344g is connected by a line 374 to the gates of four transistor switches 376a-d. The logic state of the input line 374 is inverted by an inverter 378 whose output is connected to the gates of transistor switches 380a-d of the flopper 324a. The output lines 368a-p of the shifter 320a are the input lines of the flopper 324a. The flopper 324a also comprises a programmed logic array having output lines 382a-h coupled to the input lines 368a-p by a plurality of pull-down transistors 384.

The output lines 382a and b are connected by the switches 376a and 380a, respectively, to a buffer 385 having an output line which is the flopper PDB0 output line 377a. (A typical buffer 385 logic circuit is shown in FIG. 22). Lines 382c and d are connected by switches 376b and 380b, respectively, to a buffer 385 having the flopper PDB2 output line 377b, with the lines 382e and f connected by switches 376c and 380c, respectively, to a buffer 385 having the flopper PDB4 output line 377c, and the output lines 382g and h connected by switches 376d and 380d, respectively, to a buffer 385 having the flopper PDB6 output line 377d. The input line 368c

(containing the complemented output pixel data bit PDB0 of the shifter when set for a shift of 1 pixel position) is coupled to the output line 382b by a pull-down transistor 384a and to the output line 382g by a pull-down transistor 384b wherein the logic state of the complemented shifter output bit PDB0 is recomplemented and carried uncomplemented on the flopper output lines 382b and 382g. A logical 1 state on the input line 374 turns on the transistor switch 376d whereby the shifter output bit PDB0 is conducted to the flopper PDB6 output line 377d. Thus, the PDB0 output of the shifter 320a is flopped to the flopper 324a output bit PDB6 when the input line 374 is a logical 1. On the other hand, if the logic state of line 374 is 0, the output of the inverter 378 is a logical 1 which turns on the transistor switch 380a which conducts the shifter PDB0 bit to the flopper PDB0 line 377a and is not flopped. Thus when the logic state of the input line 374 is 0, the output of the shifter is not flopped. The other inputs of the flopper 324a for the bits PDB2, PDB4 and PDB6 are handled in a similar manner.

As an example, if the byte of pixel data being written to the display RAM represents pixel values P7, P6, P5 and P4 as for the byte of original data of FIG. 6 and the shifter is set for zero shifts so that the shifter does not shift the data, then the PDB6, PDB4, PDB2 and PDB0 output bits of the shifter 320a are the low bits of the bits representing pixel values P7, P6, P5 and P4, respectively, (but complemented). When bit 6 of the function generator register is a logical 0, the logic states of the pixel data bits will be recomplemented and flopped so that the PDB6, PDB4, PDB2 and PDB0 output bits of the flopper 324a (together with the PDB7, PDB5, PDB3 and PDB1 output bits of the flopper 324b) represent the pixel data values P4, P5, P6 and P7 after the flop operation as shown in FIG. 6.

The rotation function is performed on the low pixel data bits by a rotator indicated generally at 322a and comprises a programmed logic array 386 having 4 input lines connected to the register 354 PDB0, PDB2, PDB4 and PDB6 output lines 356a-d and 12 input lines connected to the 12 outputs of four 3-bit shift registers 388-391. The input of the first bit 388a of the shift register 388 is connected to the PDB0 input line 356a with the inputs of the first bits 389a-391a of register 389-391 connected to the PDB2, PDB4 and PDB6 lines 356b-d, respectively. (A typical bit circuit 388a of the bits of the shift registers 388-391 is shown in greater detail in FIG. 23).

The rotator is used to rotate a four by four pixel image 90° in a clockwise direction. The four-by-four pixel image represented in FIG. 7A is shown with the individual pixel data bits PDB0-PDB7 of each of the four data bytes labeled. The rotator is initialized by an output to the function generator register and will reinitialize itself after every 8 writes to the display RAM. To perform a rotation, the following procedure is performed. The top byte or byte 0 of the unrotated image is written to a location in the display RAM. The next byte, byte 1 is written to the first location plus 40, byte 2 to the first location plus 80, and the last byte, byte 3 to the first location plus 120. These four locations correspond to 16 contiguous pixels since 40 bytes represent one line of pixels on the display screen. The process is then repeated with byte 0 rewritten to the first location, byte 1 to the first location plus 40, byte 2 to the first location plus 80 and byte 3 to the first location plus 120. After these 8 writes, the data will appear in the display

RAM and (subsequently) the image on the screen rotated 90° from the original as shown in FIG. 7B.

The low 4-bit rotator 322a further comprises a 3-bit counter 394 for counting the 8 writes completed in a rotate sequence. (The logic circuitry of the bits 0-3 is shown in greater detail in FIG. 24 with bit 3 excluding that portion shown in phantom.) The counter 394 has a "clear" input, 2, connected to the function generator register select line 218 so that the counter is initialized to 0 with each output to the function generator register 274. A NOR gate 400 having a "DATEN" control signal input and an address bit A14 input is connected by series connected inverters 396 and 398 to the toggle input of the counter 394. The DATEN control signal is generated by a memory control circuit (FIG. 11F) of the data chip and is activated during memory write cycles. The NOR gate 400 has the input connected to the address bit A14 so that the counter is toggled only during memory write cycles in which the data written is to be modified by the function generator.

The output of the third bit (bit 2) of the counter 394 is connected to the input of a NOR gate 402 which also has an input connected to the output of the inverter 396. The output signal of the NOR gate 402, SHIFT, is connected to the shift inputs of the shift registers 388-391 and clock inputs of register 354 (as well as flip-flop 280 of the expander). During the first four memory writes of a rotate sequence, the third bit of the counter 394 is 0 (since the counter counts from 000 to 011) therefore, the NOR gate 402 performs as an inverter wherein the DATEN signal from the inverter 396 generates a shift signal at the output of the NOR gate 402 with each of the first four writes to the display RAM of a rotate sequence. With the next or fifth write, however, the third bit of the counter 394 goes to a logical 1 which drives the output of the inverter 402 low for the last four memory writes of a rotate sequence. The SHIFT clock signal is activated with each write to the display RAM (except for the last four writes of a rotate operation) whether or not the rotate function is utilized in a write of data to the display RAM. Thus the SHIFT signal is also used to clock the Expand flip-flop 280 so that the flip-flop 280 toggles with each write operation to the display RAM.

Each low bit of the first three bytes of a rotate sequence are shifted into the shift registers 388-391 of the low bit rotator 322a. Shift register 388 stores the pixel data bit PDB0 of pixels P0, P4 and P8 of the first three bytes, respectively, of the rotate sequence of FIG. 7A. Similarly, shift register 389 contains the low pixel data bit PDB2 of pixels P1, P5 and P9 after the first four memory writes of the rotate operation. The particular pixel data bits for each of the registers 388-391 are shown in FIG. 40.

The programmed logic array 386 of the rotator 322a further has inputs 404a-404c connected to the outputs of bits 388a-388c, respectively, of the shift register 388. The output of bits 389a-c of the shift register 389 are connected to the input lines 406a-c with the output of bits 390a-c and 391a-c of the shift registers 390 and 391 connected to the input lines 408a-c and 410a-c, respectively. The input lines 356a-d from the register 354 are coupled to output lines 412a-d, respectively, by four pull-down transistors 414. The output lines 412a-d are connected by four transistor switches 416a-d to the voltage source VDD by a pull-up transistor 418 and also to a common output line 420 which carries the pixel

data bit PDB6 output of the rotator in complemented form.

The input lines 404a, 406a, 408a and 410a (from the LSB of the shift registers 388-391) are coupled to output lines 422a-d, respectively, by four pull-down transistors 424. The output lines 422a-d are connected by four transistor switches 426a-d, respectively, to a common output line 428 and to voltage source VDD by a pull-up transistor 430. The output line 428 carries the pixel data bit PDB4 output of the rotator in complemented form. The input lines 404b, 406b, 408b and 410b and input lines 404c, 406c, 408c and 410c are coupled to output lines 432a-d and output lines 434a-d, respectively, by pull-down transistors 436 and 438 respectively.

The output lines 432a-d are connected by four transistor switches 440a-d to a common output line 422 (for pixel data output bit PDB2) and to the voltage VDD by a pull-up transistor 444. The output lines 434a-d are connected by four transistor switches 446a-d to a common output line 448 (for pixel data output bit PDB0) and to voltage source VDD by a pull-up transistor 450.

The rotator 322a has a second programmed logic array 452 having four output lines 454-457 which controls the transistor switches 416, 426, 440 and 446. The output line 457 is connected to the gates of the transistor switches 416a, 426a, 440a and 446a with the output line 456 connected to the gates of the transistor switches 416b, 426b, 440b and 446b, etc.

The program logic array 452 has an input line 460 connected to the output Q of the third bit of the counter 394. The input line 460 is coupled to each of the output lines 454-457 by four pull-down transistors 462. Thus, when the third bit of the counter 394 is a logical 0 (i.e., during the first four writes to the display RAM of the rotate sequence) the output Q of the third bit is a logical 1 which pulls down the four output lines 454-457 of the PLA 452 which turns off the transistor switches 416a-d, 422a-d, etc. These switches are turned off since during the first four writes, the four shift registers 388-391 are being loaded with the proper pixel data bits of the first four writes. The PLA 452 has an input line 463 connected by an inverter 464 to the output of the NOR gate 344c of the latch 344. The input line 463 is coupled to the output lines 454-457 by four pull-down transistors 466, respectively. If bit 3 of the function generator register 274 is a logical 1, the logic state at the input line 463 will also be a logical 1 which pulls down the output lines 454-457 to a logical 0 turning off the transistor switches 416a-d, 426a-d, etc. of the programmed logic array 386. The rotate function may be bypassed in this manner.

The PLA 452 has inputs 468 and 470 connected to the Q outputs first and second bits, respectively, of the three-bit counter 394. The input line 468 is connected to a second input line 469 by an inverter 472. The input line 470 is connected to still another input line 471 by an inverter 474. The input lines 468-471 are coupled to the output lines 454-457 by a plurality of pull-down transistors 476 such that as the counter 394 counts from 4 (100 Binary or B) to 7 (111 B) the output lines 454-457 are successively activated. Thus, when bits 1 and 2 of counter 394 are both 0, the output line 454 is enabled and with bits 1 and 0 equal to 01, respectively, output line 455 is enabled, etc.

As noted before, during the first writes of the rotate sequence, the shift registers 388-391 are loaded with their respective bits of the first three bytes of the rotate

sequence of data with the last byte being stored in register 384. This corresponds to counts 0-3 of the counter 394. For counts 4-7 data is no longer shifted into the registers while the CPU re-transmits the four pixel data bytes of the sequence to be rotated. At count (100 B) in which byte 0 is transmitted, the output line 454 is enabled which turns on the transistor switches 416d, 426d, 440d and 446d.

Since output line 412d is coupled to input line 456d from register 384, pixel data bit PDB6 of the previous (and last) data byte of the sequence (i.e., byte 3), appears on the output line 420 (PDB6) of the rotator in complemented form. The pixel data bit PDB6 of byte 3 of the sequence is the lower bit of the pixel value represented by P15. The lower pixel data bit representing the pixel data value P11 stored in the 391a bit of the shift register 391 connected by the input line 410a is complemented by a pull-down transistor 424 and conducted by the transistor switch 426d to the PDB4 output line 428 of the rotator 322a. In a similar manner, the low pixel data bits representing pixel data values P7 and P3 stored in the shift register 391 appear on the rotator 322a pixel data outputs PDB2 and PDB0, respectively, since the transistor switches 440d and 446d, respectively, are turned on. Thus, although the CPU transmits byte 0 at count 100 B, the byte representing pixel data values P15, P11, P7 and P3 is actually written to the display RAM at the first location as shown in FIG. 7B.

On the next write to the display RAM, the count of the counter 394 changes to 101 B wherein the PLA 452 in turn causes the transistor switches 416b, 426b, 440b and 446b to turn on. The low pixel data bit representing pixel data value P14 carried by input line 356c from the register 354 appears in complemented form on the rotator 322a output PDB6 line 420. Also, the low pixel data bits representing pixel data values P10, P6 and P2 stored in the register 390 appear in complemented form on the rotator 322a PDB4, PDB2 and PDB0 output lines 428, 442 and 448, respectively, and are stored in the first memory location plus 40, as indicated in FIG. 7B. After the last two writes, the low pixel data bits (as well as the high pixel data bits from the rotator 322a) representing the pixel data values will appear in the display RAM as shown in FIG. 7B. The flopper 324a recomplements the pixel data bits from the rotator 322a so that the pixel data bits are stored in uncomplemented form in the display RAM.

Thus, the pixel data that will be written to the display RAM is transmitted by the CPU in the first four "writes" to the display RAM of the four bytes of the rotate sequence and is latched up in the registers 388-391 and 354. The rotate sequence is then re-transmitted (but any data could actually be sent) to the same four addresses of the display RAM with the pixel data latched up in the registers 354 and 388-391 actually being written to those four display RAM addresses represented in FIG. 7B. The rotator, shifter and flopper circuits for the high pixel data bits (PDB7, PDB5, PDB3 and PDB1) are indicated generally at 322b, 320b and 324b, respectively, in FIG. 13. The modifications to the high pixel data bits PDB7, PDB5, PDB3 and PDB1 are performed by the rotator 322b, the shifter 320b and the flopper 324b simultaneously with the modifications performed on the low pixel data bits. Each pixel data value, represented by a high and a low pixel data bit, can be shifted, flopped, or rotated as shown in FIGS. 6 and 7a and b.

The OR and exclusive-OR functions are performed by an OR/exclusive-OR circuit 480 shown in FIG. 11C to have a four bit input line 482a connected to the output of the low pixel data bit flopper 324a and a four bit input line 482b connected to the output of the high pixel data bit flopper 324b. The OR/exclusive-OR circuit 480 has two further inputs connected by a two-bit input line 484 to the latch 334 which latches the complement of bits 4 and 5 of the function generator register 274 when the address bit $\bar{A}14$ is low. These bits determine whether or not the OR or exclusive-OR functions, respectively, are performed.

These functions can be thought of as operating on a byte of pixel data as 8 bits rather than as 4 pixels. When the OR function is used in writing data to the display RAM, the input to the OR/exclusive-OR circuit is ORed with the contents of the display RAM location being accessed by the addressed chip. Accordingly, the OR/exclusive-OR circuit 480 has 8 inputs connected by an 8-bit input line 486 to a tri-state buffer 488 which is connected to an 8-bit memory data bus 490 from the display RAM which carries the memory data bits MD0-MD7.

Pixel data that was stored in the display RAM which is to be used in an OR or exclusive-OR operation, is latched up in the OR/exclusive-OR circuit 480. The OR/exclusive-OR circuit 480 has an 8-bit output line 492 connected to the tri-state buffer 488 on which the resultant pixel data is carried to be stored at the display RAM location from which the pixel data was accessed.

The OR/exclusive-OR circuit 480 is shown in greater detail in FIG. 13 and comprises 8 units 480a-h. Each OR/exclusive-OR unit can perform an OR or exclusive-OR (as determined by bits 4 and 5 of the function generator register 274) on a pixel data bit from the flopper and from the display RAM and can store the resultant pixel data bit in the display RAM.

A typical unit 480a is shown in greater detail in FIG. 25. The unit 480a has an input connected to the output line 377a (which is one of the input lines 482a in FIG. 11C) which carries the pixel data bit PDB0 output of the flopper 324a and an input 486a which carries the pixel data bit PDB0 from the display RAM. The unit has an input 484a connected to the output of the NOR gate 344e of the latch 334 associated with bit 4 of the function generator register 274. Bit 4 determines whether or not the OR function is performed. The input line 484a is also connected to an inverter (not shown) having an output connected to an input 494. The unit has an input 484b connected to the output of the NOR gate 344f associated with bit 5 of the expand register which controls whether or not the exclusive-OR function is performed. The input line 384b is also connected to an input line 496 by an inverter 498.

The input line 377a (the PDB0 bit from the flopper) is connected by an inverter 500 which is connected to a line 502. The input line 486a (for the PDB0 bit from the display RAM) is connected to a latch indicated generally at 504 which latches up the pixel data bit from the display RAM until the pixel data bit from the flopper arrives for the OR or exclusive-OR function. The latch 504 has an output line 506 which is connected to a line 508 by an inverter 510.

The unit 480a further comprises a programmed logic array indicated generally at 512 which performs either the OR function or exclusive-OR function (or neither) as determined by bits 4 and 5 of the function generator register. The PLA 512 has output lines 514a-e selec-

tively coupled by a plurality of pull-down transistors 516 to the lines 500, 502, 508, 377a, 494a, 494, 484b, and 496. The lines 514a-e are connected to a NOR gate 516 having an output connected to an inverter 518 which has an output 492a (of lines 492 FIG. 11C).

To illustrate the operation of the unit 480a, it will be assumed that bits 4 and 5 of the function generator register have the values 0 and 1, respectively, which indicates an OR function is to be performed. When bit 4 is a logical 0, line 484a is a logical 1 which pulls-down the lines 514a, 514b and 514d to a logical 0. The PDB0 bit from the flopper carried on the line 377a is inverted by the inverter 500 and recomplemented by the pull-down transistor 516a so that line 514c carries the PDB0 bit from the flopper in the uncomplemented form. The PDB0 bit from the display RAM is complemented by the inverter 510 and recomplemented by the pull-down transistor 516b so that the line 514e carries the PDB0 bit from the display RAM in the uncomplemented form. Thus, if either the line 514c or line 514e is a logical 1, the output of the NOR gate 516 will be a logical 0 which is inverted by the inverter 518 to a logical 1 on line 492a. However, if both the lines 514c and e are logical 0, the output of the NOR gate 516 is a logical 1 and the output of the inverter 518 is a logical 0. Thus, the logical OR function is performed on the PDB0 bits from the display RAM and from the CPU transmitted through the flopper.

To perform an exclusive-OR function, bits 4 and 5 of the function generator register are set to 1 and 0, respectively. The input line 494 then is a logical 1 which pulls the lines 514c and 514e to a logical 0. Also, the line 484b is a logical 1 which pulls the line 514d in addition to a logical 0. The line 377a which carries the PDB0 bit from the CPU (transmitted through the flopper 324a) is coupled to the line 514b by a pull-down transistor 516c. The line 508 which carries the complemented PDB0 bit from the display RAM is coupled to the line 514b by a pull-down transistor 516d. Thus, if the PDB0 bit from the CPU is a logical 0 and the complemented PDB0 bit from the display RAM is a logical 0 (i.e., the PDB0 bit from the display RAM is a logical 1) the logic state of the line 514b will be a logical 1 resulting in the output of the NOR gate 516 being a logical 0 and the output line 492a of the OR/exclusive-OR unit 480a being a logical 1. Otherwise, the logic state of the 514b line is a logical 0 and the logic state of the output line 492a depends upon the logic state of the line 514a.

The line 502 which carries the complemented PDB0 bit from the CPU is coupled to the line 514a by a pull-down transistor 516e. The line 506 which carries the PDB0 bit from the display RAM is coupled to the line 514a by a pull-down transistor 516f. Thus, if the complemented PDB0 bit from the CPU is a logical 0 (i.e., the PDB0 bit from the CPU is a logical 1) and the PDB0 bit from the display RAM is a logical 0, the logic state of the line 514a will be a logical 1 causing the output of the NOR gate 516 to be a logical 0 and the output of the OR/exclusive-OR unit 480a at the output line 492a to be a logical 1.

If both the PDB0 bit from the display RAM and from the CPU are both 0 or alternatively are both 1, the logic state of both lines 514a and b will be a logical 0 causing the output of the NOR gate 516 to be a logical 1 and the output line 492a of the OR/exclusive-OR unit 480a to be a logical 0. Thus, the exclusive-OR function may be performed on the PDB0 bits from the display RAM and the CPU.

In a similar manner, a logical OR or exclusive-OR function can be performed on the PDB1-PDB7 bits from the CPU and the display RAM by the units 480b-h shown in FIG. 13. The output line 492 of each OR/exclusive-OR unit 480a-h is connected to the tri-state buffer indicated generally at 488 which is in turn connected to the memory data bus 490. The tri-state buffer 488 has 8 units 488a-h.

A typical tri-state buffer unit 488a is shown in greater detail in FIG. 26. The unit 488a has an input/output line 522 connected to the MD0 bit of the memory data bus 490. The tri-state buffer unit 488a also has an output line 524, and an input line 526 connected to the DATEN control signal. When the DATEN control signal is low, the logic state of the output line 522 is the same as the data bit carried on the input line 492a from the OR/exclusive-OR unit 480a. In this manner, the pixel data outputted from the OR/exclusive-OR unit may be transmitted to the display RAM at an address supplied through the address chip.

The CPU may read an intercept register 528 (FIG. 11C) having address 8H to determine if an intercept occurred during a write to the display RAM in which the OR or exclusive-OR function is utilized. An "intercept" is defined as the writing of a non-zero pixel data value at a location in the display RAM that previously contained a non-zero pixel data value. The intercept register 528 has an input connected to the 4-bit output line 482b of the flopper 324b and an input connected to the 4 bit output line 482a of the flopper 324a by which the pixel data bits from the CPU may be inputted. The intercept register 528 also has an 8-bit input line 530 connected to the OR/exclusive-OR circuit 480 by an 8-bit line 530. The output of the intercept register 528 is connected by an 8-bit output line 532 to the input of a 2-to-1 multiplexer 534.

The intercept register 528, shown in greater detail in FIG. 13, comprises 8 units 528a-h. A 1 in a particular intercept register unit means that an intercept has occurred. Since a pixel is represented by 2 bits of data, a byte of pixel data represents 4 pixels and thus has 4 pixel positions. Intercept register units 528a-d indicate whether an intercept has occurred in any of the 4 pixel positions in the last write to the display RAM in which the OR or exclusive-OR functions were utilized. The unit 528a indicates whether an intercept has occurred in the first pixel position with the unit 528b indicating whether an intercept has occurred in a second pixel position, etc.

The unit 528a, typical of the units 528a-d, is shown in greater detail in FIG. 27. The unit 528a comprises a NOR gate 536 having an input 538 (connected to one of the lines 482a, FIG. 11C) for the PDB0 pixel data bit and an input 540 (connected to one of the lines 482b, FIG. 11C) for the PDB1 pixel data bit from the CPU. PDB0 and PDB1 represent a pixel that is being ORed or exclusive-ORed with pixel data contained in the display RAM. The unit 528a further comprises a NOR gate 542 having an input 530a for the PDB0 bit from the display RAM latched up in the unit 480a of the OR/exclusive-OR circuit 480 and an input 530b for the PDB1 pixel data bit from the display RAM latched in the unit 480b of the OR/exclusive-OR circuit.

The output of the NOR gate 536 and the NOR gate 542 are connected to NOR gate 548 having an output line 550. Line 550 is connected by a transistor switch 552 to an inverter 554 having an output line 556.

If the pixel transmitted from the CPU via the flopper 524a and b and represented by pixel data bits PDB0 and PDB1 is a non-zero pixel, that is, the logic state of the lines 538 or 540 is a logical 1, then the output of the NOR gate 536 is a logical 0. Similarly, if the pixel from the display memory latched up in the OR/exclusive-OR unit is a non-zero pixel, the output of the NOR gate 542 is a logical 0. If the output of both NOR gates 536 and 542 is a logical 0 (i.e., an intercept has occurred in the OR or exclusive-OR operation) the output of the NOR gate 538 is a logical 1 at the line 550. The other intercept register units 528b-d operate in a similar manner to indicate whether an intercept has occurred in the other 3 pixel positions.

The intercept register units 528e-h give the intercept information for all OR and exclusive-OR writes since the last read or input from the intercept register 528 by the CPU. An input from the intercept register resets the outputs of these units. Thus, each of the 4 intercept register units 528e-h is set to 1 if an intercept occurs in the corresponding pixel position and will not be reset until the next intercept register input.

The unit 528e, typical of the units 528e-h, is shown in FIG. 28 to have an input 558 which is connected to the output 550 of the unit 528a. The input 558 is connected to the input of an AND gate 560 which has another input 562 for a clock signal. The output of the AND gate 560 is connected to the input "S" of an SR flip-flop indicated generally at 564 and having an output line 566 (which is one of the lines 532 of FIG. 11C). The SR flip-flop 564 has a reset input "R" line 568 connected to input 2.

If an intercept occurs in the first pixel position, the input line 558 will assume a logical 1 state since it is connected to the output of the intercept register unit 528a. When the clock signal on line 562 is a logical 1 the flip-flop 564 will be set. The flip-flop will remain set even though subsequent OR or exclusive-OR operations do not result in an intercept in the first pixel position. The unit 528e will remain set until the flip-flop is reset when the data is input from the intercept register 528. The intercept register select line 222 is connected to a delay indicated at 569 (FIG. 13) whose output is connected to the reset input "R" of each unit 528e-h.

Referring back to FIG. 11C, the output of the intercept register 528 is connected by the 8-bit output line 532 to the multiplexer 534. The 8-bit line 532 comprises the output lines 556 from the intercept register units 528a-d and the output lines 566 from the intercept register units 528e-h (FIG. 13). The multiplexer 534 has a select input connected to the select line 222 from the address decoder 214 (FIG. 11B) so that when the line 222 is enabled (corresponding to address 8H) the input lines from the intercept register 528 are selected. The multiplexer further has inputs connected to outputs of the OR/exclusive-OR circuit 480 by an 8 bit line 570. The OR/exclusive-OR circuit latches up data as it is read from the display RAM which may be data other than pixel data for OR or exclusive-OR operations such as instructions to be executed from the display RAM which are to be transmitted to the CPU.

The output of the multiplexer 534 is connected to the tri-state buffer 273. [As seen in FIG. 25, the line 570a of the input line 570 (FIG. 11C) is connected to the line 506 of each unit of the OR/exclusive-OR unit by the inverter 510].

The multiplexer 534 is shown to comprise 8 units 534a-h in FIG. 13. Each unit selects either a bit of data

from the intercept register 528 or a bit of data from the display RAM latched up in the OR/exclusive-OR circuit 480 depending upon the logic state of input select signals.

A typical multiplexer unit 534a is shown in FIG. 29 to comprise an AND gate 572 having an input 532a (one of the 8 bit input lines indicated as 532 in FIG. 11C) connected to the complemented output of the intercept register unit 528a at line 556 (FIG. 27) and a select input 576 connected to the intercept registers select line 222. An AND gate 578 has an input 570a (which is one of the input lines indicated as 570 in FIG. 11C) connecting the complemented latch output of exclusive-OR unit 480h and a select input 582. The outputs of the AND gate 572 and 578 are connected to a NOR gate 584 having an output line 588a which is the output line of the unit 534a (and is one of the 8 lines indicated at 588 in FIG. 11C) connecting the multiplexer 534 to the tri-state buffer 273).

If the select signal line 582 is a logical 0, then the output of the AND gate 578 is a logical 0. And, if the intercept register select line 222 is a logical 1, then the input line 576 is also a logical 1 and the output of the AND gate 572 will be the same as the logic state of the input line 532a carrying the complemented data bit from the intercept register. The NOR gate 584 will then recomplement the data. Since the data from the intercept register is in complemented form, the data appearing on the output line 588 will be uncomplemented. Conversely, if the intercept register select line 221 is a logical 0 and the select input 582 is a logical 1, then the complemented data from the display RAM latched up in the OR/exclusive-OR circuit 480 will appear in uncomplemented form on the output line 588. The data on the output line 588 will be transmitted to the CPU via the microcycle data bus 66.

The select line 582 is shown in FIG. 13 to be connected to a line 583 which carries the select signal MENB1 which generated by the logic elements indicated generally at 585. The inputs to the elements 585 include the CPU control signal $\overline{M1}$.

The Z-80 CPU requires instruction data to arrive in an $\overline{M1}$ cycle (instruction fetch) at a different time than data during non- $\overline{M1}$ cycles. The data latched up in the OR/exclusive-OR circuit may be instructions that were stored in a scratchpad portion of the display RAM. The elements 585 which generate MENB1 which loads the instruction onto the microcycle data bus 66 (via the output lines 588 and tri-state buffer 273), insert a delay so that the instructions arrive at the CPU at the proper time.

It should be noted that non- $\overline{M1}$ cycle data from the RAM may be transferred directly from the memory data bus 490 to the microcycle data bus 66 via tri-state buffer 273 on the clock signal \overline{ZIP} . \overline{ZIP} is a function (as is MENB1) of the CPU control signals \overline{MREQ} , RD and some address bits (so that it can be determined that RAM is being accessed) and is generated by the logic elements indicated generally at 589 and 591 which include a latch 593 (FIG. 13 with each bit of the latch logically similar to that shown in FIG. 15) for the address bits.

Briefly summarizing the operation of the function generator of the data chip, the CPU can update the pixel data stored in the display RAM by transferring pixel data from the ROMs to the display RAM at addresses sent to the display RAM via the address chip. However, numerous modifications to this pixel data can be per-

formed by the function generator before the pixel data is stored in the display RAM. Thus, depending upon the data sent to the function generator register 274, the pixel data may be expanded, shifted or rotated, flopped, and exclusive-ORed or ORed with the data already stored in the memory location being addressed.

Referring back briefly to FIG. 2, the display RAM 42 has stored therewithin, pixel data representative of the pixels of a picture displayed on the screen of the TV 28. Each pixel is represented by two bits of data which select a color register which defines the color and intensity of the associated pixel. An additional function of the video processor 52 is to sequentially read the pixel data stored in the display RAM 42, decode the pixel data into color and intensity data signals, convert these signals to analog signals, and supply the signals to the RF modulator 58 which converts the signals to a form suitable for the TV set 28. The address chip 56 sequentially reads the pixel data from the display RAM 42 synchronously with the raster scan of the TV 28 which will be more fully described later.

Each byte of pixel data read is conducted on the memory data bus 490 (FIG. 11C) to the tri-state buffer 488. The 8-bit output line 486 of the buffer 488 is connected to an 8-bit line 590 which divides into two 4-bit lines 592a and 592b. The line 592a is connected to a 4-bit shift register 594 with the line 592b connected to a 4-bit shift register 595. The shift register 594 stores the low pixel data bits PDB0, PDB2, PDB4 and PDB6 and shift register 595 stores the high pixel data bits PDB1, PDB3, PDB5 and PDB7, of the 4 pixels represented by a byte of pixel data read from the display RAM. The output of the shift registers 594 and 595 are connected by lines 596a and 596b, respectively, to the inputs of a multiplexer 598.

The multiplexer 598 has inputs "SERIAL 1" and "SERIAL 0" and two inputs from a background color register 600. The multiplexer 598 has 2 select inputs 602 and 604 to output 2 pixel data bits from either the shift registers 594 and 595 or the SERIAL 0 and SERIAL 1 inputs, or the background color register 600. The multiplexer 598 will operate to select pixel data bits from the background color register 600 when the pixels to be displayed on the display screen are located in the background area indicated at 608 (FIG. 5) of the display screen. The multiplexer 598 will select the pixel data bits from the shift register 594 and 595 (low resolution mode) when the pixels being displayed are located in the area indicated at 610 of the display screen (FIG. 5). Pixel data bits SERIAL 1 and SERIAL 0 will be selected for the area 610 when the video processor is operated in the high resolution mode.

The inter-connection of the shift registers 594 and 595 within the data chip is shown in FIG. 13. Each bit of the shift registers 594a-d and 595a-d has an input P connected to the tri-state buffer 488 by a buffer indicated at 611. (The buffers 611 are logically similar to that shown in FIG. 18). Also each bit has clock inputs C and \overline{C} , a load input L, and an input D from the previous register bit (except bits 594a and 595a which have their D input grounded) and an output Q to the succeeding register bit. The shift register 594 latches up the low pixel data bits of the 4 pixels represented by a byte of pixel data read from the display RAM and the shift register 594b latches up the high pixel data bits. Thus, register bits 594a-d latch up pixel data bits PDB0, PDB2, PDB4 and PDB6.

The output of the register bit 594d is connected by the line 596a to the multiplexer 598. The data stored in the shift register 594 is shifted one bit position upon the activation of the clock signals such that pixel data bit PDB0 is shifted to the register bit 594b, pixel data bit PDB2 is shifted to the register bit 594c, pixel data bit PDB4 is shifted to the register bit 594d and PDB6 is shifted to the multiplexer 598. The high pixel data bits are loaded and shifted in the shift register 595 at the same time as the low pixel data bits in a similar manner. (A typical shift register bit is shown in greater detail in FIG. 30).

The clock signals for the clock inputs C and \bar{C} of the shift registers are PXCLK and $\overline{\text{PXCLK}}$ which are the outputs of the buffer shown at 621 in FIG. 13. The input signal of the buffer 621 is a clock signal PX which is generated by the clock generator in FIG. 11D. PX occurs synchronously with the display of the pixels on the display screen. The generation of the clock signal PX will be described more fully later.

The load signal for loading pixel data into the shift registers 594 and 595 occurs once every four PX pulses since a byte of data from the display RAM represents four pixels. The generation of the load signal will also be more fully described later.

The multiplexer 598 is shown in FIG. 13 to have the input lines 596a and b from the shift registers 594 and 595, the input lines 608 and 610 for the SERIAL 0 and SERIAL 1 pixel data bits and the input lines 612 and 614 from the background color register 600 selectively coupled by pull-down transistors 616 to transistor switches 618. The output of the transistor switches 618 are selectively coupled to the output lines 620 and 622 by the two buffers 385. (A typical buffer 385 is shown in FIG. 22.) The output lines 620 and 622 carry the pixel data bits "Z" and "Y", respectively, which (together with the left/right bit) select a color register. The gates of the transistor switches 618 are selectively coupled to the outputs of a plurality of logic gates 623. The inputs of the logic elements 623 are selectively coupled to the input line 604 so that when the logic state of the line 604 is a logical 0, the pixel data bits from the background color register are conducted to the output lines 620 and 622. The logic elements 623 are also selectively coupled to the input line 602 from the low/high resolution mode flip-flop 606 (FIG. 13) such that when the logic state of the line 602 is a logical 0 (and the logic state of the input line 604 is a logical 1) the pixel data bits on the input lines 596a and b from the shift registers are conducted to the output lines 620 and 622. Otherwise, the pixel data bits SERIAL 0 and SERIAL 1 are conducted to the output lines 620 and 622 when the logic state of the input line 602 is a logical 1.

Referring back to FIG. 11C, the background color register 600 is a 2 bit register having inputs connected to the data bus 66a by a 2-bit line 624. The 2 bits stored therewithin (together with the left/right bit) identify one of the 8 color registers which determines the color and intensity of the background area indicated as area 608 in FIG. 5. The background color register 600 has the address 9H which activates the register select line 220 by which these 2 bits may be changed. (The circuitry of the storage unit for each bit of the background color registers is logically similar to that shown for the latch in FIG. 15).

In order to determine when the multiplexer 604 should select the pixel data bits from the background color registers 600, the data chip further comprises a

vertical position counter 626 and a horizontal position counter 628 shown in FIG. 11B. The vertical position counter 626 counts the number of lines of pixels as they are displayed in a raster scan. A "HORIZONTAL DRIVE" signal occurs with each line of pixels displayed. A "VERTICAL DRIVE" signal occurs once every field. Both the HORIZONTAL DRIVE and VERTICAL DRIVE signals are generated in another portion of the data chip circuitry to be discussed later. The vertical position counter 626 has inputs for the HORIZONTAL DRIVE and VERTICAL DRIVE signals and counts each HORIZONTAL DRIVE signal (corresponding to a line of pixels displayed) and resets with each VERTICAL DRIVE signal. There is further provided a vertical "blank" register 630 having an 8-bit input line 632 connected to the data bus 66a. The vertical blank register 630 has address AH and contains the line number at which the background color (indicated by the background color register 600) will be displayed to the bottom of the screen. Through inputting this vertical line number to the vertical blank register 630, the bottom border line 634 (FIG. 5) may be set.

The vertical position counter 626 continues counting even after the raster scan has reset to the top of the screen. Hence the pixels at the top of the screen will continue to be defined by the background register. When the counter 626 reaches 162, it will reset which causes the next line of pixels to be defined by the display RAM and defines the top border of the background area.

The vertical blank register 630 further allows display RAM that would normally be utilized to store pixel data for the area 610 to be used for scratch pad memory. Thus, if the vertical blank register is set to 0, the entire display RAM can be used for scratch pad. In the low resolution embodiment, the register should be set to 101 or less in bits 1-7; in the high resolution system it should be set to 203 or less in bits 0-7.

The line number contained within the vertical blank register 630 is compared to the current line number indicated by the vertical position counter 626 by a "less-than-compare" 634 having inputs connected by lines 636 to the output and complemented output of each bit of the vertical blank register 630 and also has inputs connected to the output and complement of the output of each bit of the vertical position counter 626 by the lines 638. The output of the less-than-compare 634 goes to a logical 0 when the vertical position counter 626 reaches the number contained within the vertical blank register 630. The output of the less-than-compare is connected by a line 640 to a decoder 642. The decoder 642 further has inputs selectively coupled by a line 644 to the output and complemented output of the bits of the horizontal position counter 628.

The horizontal position counter 628 counts the pixel positions of a line as the pixels are being displayed. The horizontal position counter 628 has an input for the clock signal Φ which changes synchronously with the scanning of the pixel positions of the raster scan. The horizontal position counter 628 has an additional input for the HORIZONTAL DRIVE signal and resets utilizing the HORIZONTAL DRIVE signal. The decoder 642 has set and reset lines 646 connected to the inputs of a flip-flop 648. The flip-flop 648 has an output line 604 which is connected to a select input of the multiplexer 598 (FIG. 11C).

The decoder 642 decodes the output from the horizontal position counter 628 such that the flip-flop 648 is

set when the horizontal position counter reaches a first number which defines the left margin of the background area. The output of the flip-flop 648 when set, causes the multiplexer 598 to switch from background color register 600 to either the shift register 594 and 595 or the SERIAL 0 to SERIAL 1 inputs. When the horizontal position counter 628 reaches a preset second number (corresponding to a second position in each line of pixels on the display screen and defining the right margin) the decoder 642 resets the flip-flop 648 causing the multiplexer 598 to switch back to the background color register 600 such that the pixels being displayed on the screen are then defined by the background color register 600.

In this manner, the pixel data defining the pixels of each horizontal line may be drawn from first the background color register then from the shift registers which shift data from the display RAM and then back to the background color register as shown in FIG. 5. When the vertical position counter 626 reaches the line number stored in the vertical blank register 636, the less-than-compare 634 inhibits the decoder 642 from setting the flip-flop 648 for the remaining lines of the frame. Since the flip-flop 648 is not reset, the multiplexer 598 (FIG. 11C) will not switch from the background color register so that the remaining pixels to be displayed will be defined by the pixel data bits stored within the background color register 600. Since the vertical position counter does not reset until after the top background area has been scanned, these pixels will also be defined by the background register.

FIG. 13 details the interconnection of the vertical position counter 626 within the data chip and shows the counter 626 to comprise a 9 bit counter. (The logic circuitry of the least significant bit 626a is shown in FIG. 24). Logic circuitry typical of the bits 626b-h is similar to that shown in FIG. 24 with the addition of the elements shown in phantom. Logic circuitry typical of the 626i is similar to that for bits 626b-h excluding the NOR gate 650.

The vertical blank register 630 is shown in FIG. 13 to comprise an 8-bit register (with the logic circuitry of each bit similar to that shown in FIG. 15.) The logic circuitry of the less-than-compare 634 is indicated generally at 634 and comprises a plurality of NOR gates 652 and a PLA comprising pull-down transistors 654 and pull-up transistors 656 selectively coupled to the vertical blank register 630, vertical position counter 626, and output line 640 connected to the decoder indicated generally as 642.

The horizontal position counter indicated generally at 628 comprises an 8-bit latch 658a-h and a plurality of pull-down transistors 660 and a plurality of pull-up transistors 662. (The logic circuitry of the least significant bit 658a of the binary counter 628 is shown in greater detail in FIG. 31 with the logic circuitry of bit 658b, typical of bits 658b-h, shown in greater detail in FIG. 32.) The horizontal position counter 628 is connected by 10 output lines indicated generally at 644 to the decoder 642 which comprises a plurality of pull-down transistors 664 and pull-up transistors 666. The decoder 642 has additional inputs "PX" and $\Phi 2$ clock signals. The set and reset output lines 646 are connected to the inputs of the flip-flop indicated generally at 648. Flip-flop 648 has an output line 604 which is connected to a select input of the multiplexer 598 (FIG. 11C).

The \bar{Q} output of the least significant bit 658a of the horizontal position counter 628 is connected to the

output of a NOR gate 667 whose output is the load signal for the shift registers 594 and 595. The other input of the NOR gate 667 is connected to the clock signal $\Phi 2$. Since the counter 28 is clocked by the clock signals $\Phi 1$ and $\Phi 2$ which have half the frequency of PX, the output of bit 658a has one fourth the frequency of PX. Therefore, a load signal will occur for every four PX pulses, or for every four pixels displayed.

The output of 6 bits of the horizontal position counter 628 is shown in FIG. 11B to be connected by line 668 to the inputs of a "compare" circuit 670. The other inputs of the compare 670 are connected to the output of a 6 bit horizontal color boundary register 672 by the line 674. The horizontal color boundary register 672 has inputs connected to the data bus 66a by the line 676. The output of the compare 670 is connected to a flip-flop 678 by a line 680 with the flip-flop 678 having an output 682 which carries the "left/right" bit.

The horizontal color boundary register 672 defines the horizontal position of the imaginary vertical line 64 on the screen 32 of FIG. 5. As noted before, for pixel positions associated with a byte of pixel data to the left of the boundary, the left/right bit of the four pixels associated with that byte is set to one. The left/right bit is set to zero for pixels to the right of the boundary line 64. Color registers 0-3 are selected by a left/right bit equal to 0 and registers 4-7 are selected for the pixels to the left of the boundary.

The address sent to the horizontal color boundary register 672 is compared with the current address of the byte of pixel data being displayed as indicated by the horizontal position counter 628. If the state of the counter 628 is less than the address contained within the register 672, the pixel locations to be displayed are to the left of the horizontal boundary line and the flip-flop 678 is set such that the left/right bit is a logical 1, otherwise the pixel locations are to the right and the left/right bit is reset to 0.

The inter-connection of the horizontal color boundary register 672 is shown in FIG. 13 wherein the register comprises a 6-bit register having the address 9H (the same as the background color register). (A bit of the horizontal color boundary register is logically similar to that shown for the latch in FIG. 15.)

The "compare" circuit connected to the horizontal color boundary register 672 and horizontal position counters 628 is indicated generally at 670 and comprises 6 exclusive-OR units 684a-f (with the logic circuitry of a typical exclusive-OR unit 684a shown in greater detail in FIG. 33.) The output of each exclusive-OR unit is coupled to an output line 686 by a plurality of pull-down transistors indicated generally at 688. The line 686 is coupled to the voltage source VDD by a pull-up transistor 690 and to the left/right output line 682 by an inverter 692.

As previously discussed, two pixel bits are used to represent each pixel on the screen. These bits, referred to as Y and Z, may be read from the display RAM or from the background color register. These two bits, along with the left/right bit which is set by crossing the horizontal color boundary, map each pixel to one of the 8 different color registers. The value in the color register then defines the color and intensity of the pixel on the screen associated with the pixel data bits. The intensity of the pixels is defined by the 3 least significant bits of each color register, 000 for darkest and 111 for lightest. The colors are defined by the 5 most significant bits.

The color registers have addresses 0-7H; register 0 having address 0H, register 1 having address 1H, etc.

Referring back to FIG. 11B, a serial data decoder 694 decodes the bits Y and Z, and the left/right bit to determine to which of the color registers 224 the bits point. The serial data decoder 694 comprises a gate indicated generally at 696 in FIG. 13 and has the Z input line 620, the Y input line 622 and the left/right input 682 with the clock signal inputs $\overline{7M}$ and $7M$. The serial data decoder 694 further comprises a PLA 698 having pull-down transistors 700 and pull-up transistors 702. The PLA 698 and 8 output lines indicated generally at 704 with one each connected to one of the color registers 224. A particular logic state of the pixel data bits Y, Z, and left/right activates a particular output line 704 which enables the corresponding color register to output its contents. In this manner, these pixel data bits point to a unique color register.

When a color register is selected or identified, the contents of the color register is outputted to a latch 706 shown in FIG. 11B which has five output lines 708 connected to a color decoder 710 for the five color bits and 3 outputs connected to serially connected latches 712 and 714 by the line 716, for the 3 intensity bits. The output of the latch 714 is connected to an intensity decoder 718.

The intensity decoder 718 has further inputs for the "SYNC" and "BLANK" NTSC standard signals. These signals, together with the 3 intensity bits from the selected color register, determine the analog values of the signal "VIDEO" at output line 720 together with a reference voltage of 2.5 volts at line 722.

The color decoder 710 further has inputs for the NTSC standard signals "BURST" and "BLANK" which, together with the 5 color bits from the selected color register, determine the analog values of the "R-Y" signal on line 724 and the "B-Y" signal on line 726.

The 8 color registers, shown in greater detail and indicated at 224a-h, each comprise an 8 bit register having register select lines 216a-h, respectively, and output enable lines 704a-h, respectively. Each color register is connected to the 8-bit data bus 66a so that any particular register may be addressed when its corresponding register select line is enabled in order to load the register with the color and intensity data. (A register bit 240b0, typical of the other register bits of the color registers 224 is shown in greater detail in FIG. 34.)

The Q output of each bit of the color registers is connected to the 8 bit latch indicated generally at 706. The latch 706 has five outputs connected by a buffer 728 to the color decoder indicated generally at 710. (The unit 728a typical of the five units of the buffer 728 is shown in greater detail in FIG. 35.)

The color decoder 710 converts the 5 digital bits from a color register into the analog color video signals R-Y and B-Y. The color decoder 710 comprises a PLA 730 (for the R-Y signal) and a PLA 740 (for the B-Y video signal) the outputs of which are coupled to the gates of a plurality of transistor switches 742 and 744, respectively. The inputs of the switches 742 and 744 are selectively coupled to a plurality of series-connected resistors 746. The output of the switches 742 are connected to the output line 724 for the R-Y color video signal and the switches 744 are connected to the output line 726 for the B-Y color video signal.

The 3 outputs of the latch 706 for the 3 intensity bits from the color registers 224 are connected to the latch

indicated at 712 whose outputs are connected to the latch 714. The output of the latch 714 is connected to the intensity decoder indicated generally at 718. The additional latches 712 and 714 provide a timing delay. The intensity decoder 718 decodes the 3 intensity bits from a color register and converts them into the analog intensity signal "VIDEO". The intensity decoder 718 comprises a PLA indicated generally at 748 whose output is coupled to the gates of the plurality of transistor switches 750. The input of the transistor switches 750 are selectively coupled to the series-connected resistors 752 with the output of these switches 750 connected to the VIDEO signal line 720. The intensity decoder 718 further supplies a 2.5 reference voltage on the line 722 from the series-connected resistors 752.

A clock generator 754 shown in FIG. 11D uses the $7M$ and $\overline{7M}$ clock signals (7.159090 MHz square waves) to generate ΦG and \overline{PX} . These are the clock signals for the system. The frequency of \overline{PX} is half that of $7M$ and the frequency of ΦG is half that of \overline{PX} .

The clock generator 754, shown in greater detail in FIG. 13, comprises a divide-by-2 counter indicated generally at 756 having inputs $7M$ and $\overline{7M}$. The divide-by-2 counter 756 has an output line 758 which carries the clock signal \overline{PX} . The clock generator 754 further comprises a second divide-by-2 counter indicated generally at 760 which has inputs $7M$ and $\overline{7M}$ and the input \overline{PX} from the divide-by-2 counter 756. The output of the divide-by-2 counter 760, line 762, is connected to a buffer indicated generally at 764 which has the output line 766 which carries the clock signal ΦG . The output line 762 is also connected to an inverter and buffer indicated generally at 768 which has the output line 770 for the clock signal $\Phi 1$ which is the same as ΦG and the output 772 for the clock signal $\Phi 2$ which is the inverse of clock signal ΦG .

The clock generator 754 has an input 774 connected to the output of a third signal generator indicated generally at 776 which has inputs $7M$, $\overline{7M}$ and the HORIZONTAL DRIVE signal on the input line 778. The generator 776 generates a clear signal as a function of the HORIZONTAL DRIVE, $7M$ and $\overline{7M}$ clock signals which clears the clock generator 764.

The relationship between $7M$, HORIZONTAL DRIVE, ΦG and \overline{PX} is illustrated in FIG. 41. The frequency of \overline{PX} is half that of $7M$ and the ΦG clock signal is $\frac{1}{4}$ of $7M$. There are 455 cycles of $7M$ per horizontal line of pixels displayed and 113 and $\frac{1}{4}$ of ΦG cycles per horizontal line. Because of the extra $\frac{1}{4}$ cycle, ΦG must be resynchronized at the beginning of each line. This is done by the clear signal generator 776 which "stalls" ΦG for 3 cycles of $7M$ and is initiated by clock signal HORIZONTAL DRIVE. \overline{PX} is also stalled for the same amount of time.

FIG. 11E shows a television sync generator 780 which also uses the clock signal $7M$ and $\overline{7M}$ to generate NTSC, SYNC, BURST and BLANK signals to be sent to the intensity decoder 718 and color decoder 710 (FIG. 11B). Also generated are the HORIZONTAL and VERTICAL DRIVE signals. The TV sync generator comprises a ΦA and ΦB generator 782 having the $7M$ and $\overline{7M}$ clock inputs. The generator 782 has output lines 784 and 786 for the ΦA and ΦB clock signals, respectively, connected to a horizontal counter 788. The counter 788 has output lines 790 connected to input of a vertical counter 792 and outputs 794 connected to the inputs of a decoder 796. The horizontal counter 788 counts the ΦA and ΦB clock pulses and the decoder 794

decodes the output of the counter 788 to provide a HORIZONTAL BLANK signal on a line 800, a BURST signal on a line 802 and a HORIZONTAL DRIVE signal on a line 804. A decoder 806 is connected to the output of the vertical counter 792 and provides a VERTICAL BLANK signal on a line 808, two signals related to a VERTICAL SYNC signal on lines 810 and 811 connected to inputs of the decoder 796 and a VERTICAL DRIVE signal on a line 812.

An OR gate 818 has inputs connected to the HORIZONTAL BLANK signal line 800 and to the VERTICAL BLANK signal line 808 and has an output line 820 for the BLANK signal. The decoder 786 decodes the input lines 810 and 811 as well as the count of the counter 788 to produce the SYNC signal on line 798.

The SYNC, BLANK and BURST signals are NTSC standard timing signals and are utilized to generate the R-Y, B-Y and VIDEO signals. The HORIZONTAL DRIVE and VERTICAL DRIVE signals are used to synchronize the data chip with the address chip as well as to provide clock signals for the vertical position counter 626 and horizontal position counter 628 (FIG. 11B). The HORIZONTAL DRIVE signal occurs once every horizontal raster scan line (63.5 microseconds), and VERTICAL DRIVE occurs once every field (16.6 milliseconds).

The ΦA and ΦB generator 782 is shown in FIG. 13 to comprise a counter 822 which is connected to an output buffer (indicated generally at 824) having output line 826 for the ΦA clock signal and output line 828 for the ΦB output signal, which are 2.045 MHz. (The counter 822 is shown in FIG. 36 to comprise a "divide by $3\frac{1}{2}$ " counter having the input clock signal 7M and $7\bar{M}$.)

The counter 788 has 8 bits, 788a-h, and a programmed logic array, or PLA indicated generally at 830. (The logic circuitry of the counter bits 788a-g are logically similar to those shown in FIGS. 31 and 32 for the horizontal position counter 628 with the logic circuitry of the bit 788h shown in greater detail in FIG. 37.) The horizontal counter 788 is a divide-by-130 counter and has a frequency of 63.5 microseconds. The Q and \bar{Q} outputs of the bits 628a-h of the counter 788 are connected to the decoder indicated generally at 786 which comprises a programmed logic array 832. The output of the PLA 832 is selectively coupled to 3 flip-flops 834-836 either directly or by logic elements 838. (The flip-flop 834 is typical of the flip-flop 834-836 and is shown in greater detail in FIG. 38.)

The flip-flop 836 has an output line 800 which carries the HORIZONTAL BLANK signal and is connected to the OR gate 818 which comprises a NOR gate 840 and an inverter 842. An output line 802 of the flip-flop 835 (via a buffer 385) carries the BURST signal with the output line 798 of the flip-flop 834 (via a buffer 385 carrying the SYNC signal.) An output line 804 of the delay elements 839 from the decoder PLA 786 carries the HORIZONTAL DRIVE signal.

The Q output of the bit 788b of the counter 788 is connected to the input 2 of a flip-flop 850 (shown in greater detail in FIG. 39.) The outputs C and \bar{C} of the flip-flop 850 have a frequency of half that of the horizontal counter 788 and are connected to the clock inputs of the counter 792 having bits 792a-j. The counter 792 is a divide-by-512 counter and has a period of 1/30 of a second. (The counter bits 792b-j are logically similar to those shown in FIG. 24 with the bit 792a also logically similar but excluding those elements shown in phantom.) The Q and \bar{Q} outputs of the bits of the

counter 792 are selectively coupled to a programmed logic array indicated generally at 852 of the decoder 806. An output line 853 of the PLA 852 is connected to a flip-flop 856 (shown in greater detail in FIG. 38) having an output line 857. The output line 857 carries the VERTICAL BLANK signal and is connected to an input of the NOR gate 840. An output line 854 is connected to a shift register bit 858 (shown in greater detail in FIG. 23). The output of the shift register 858 is connected to a plurality of logic elements 859 having additional clock signal inputs $\Phi 1$ and $\Phi 2$ and an output line 860 which carries the VERTICAL DRIVE signal. The line 860 is connected by a buffer 862 to the VERTICAL DRIVE pad 864.

FIG. 42 illustrates the relationship between SYNC, VERTICAL BLANK and VERTICAL DRIVE signals. Each division represents 1 horizontal scan of the raster scan.

FIG. 43 illustrates the relationship between the signals HORIZONTAL DRIVE, HORIZONTAL BLANK, SYNC and color BURST with each horizontal division equal to $3\frac{1}{2}$ cycles of the clock 7M. The pattern repeats every 455 cycles of 7M. The shaded area voltages are determined by the pixel data bits from the display RAM. The color BURST signal time occurs when B-Y is at 1.7 v and the SYNC signal time occurs when VIDEO is at 0 v. The relationship between the HORIZONTAL DRIVE and VERTICAL DRIVE signals is illustrated in FIG. 41.

In memory write cycles, in which data is written to the display RAM, a control signal WRCTL (generated by the address chip) is activated and a memory control circuit 882 (FIG. 11F) of the data chip generates the DATEN control signal. The function generator (FIG. 11C) takes the data from the CPU from the microcycle data bus 66 and transfers it to the memory data bus in conjunction with the DATEN control signal. Of course, if the data is to be modified, the function generator will modify the data as required as it places the data on the memory data bus. The memory control circuit 882 has an additional input for another address chip generated control signal LTCHDO and an output line 884 at which the memory control circuit 882 outputs a second control signal which is a function of the LTCHDO control signal. The relationship between the data chip control signal DATEN and the address chip control signal WRCTL is shown for two memory write operations in FIGS. 12A and D.

The memory control circuit is shown in greater detail in FIG. 13 and is indicated generally at 882. The memory control circuit has an input line 886 for the WRCTL control signal which is connected by a plurality of logic elements 888 to a flip-flop 890 having an output line 892 which carries the DATEN control signal. The logic elements 888 include the transistor switch 889 which has a clock signal line 891 connected to the gate of the switch 889. The clock signal on the line 891 is a function of the clock signals $\Phi 1$, PX and $\bar{P}\bar{X}$. The output line 892 (which carries the DATEN control signal) is connected to a DATEN pad 896 by a buffer 385 and a buffer 894. The buffer 385 also has an output line 898 which also carries the DATEN control signal.

The memory control signal 882 further has an input line 900 for the LTCHDO control signal from the address chip. Line 900 is connected by a resistor and an inverter 902 to a NOR gate 904 having an additional input connected to the control signal line 891 and an input connected to the control signal $\Phi 2$. The output of

the NOR gate 904 is connected by a buffer 385 to an output line 884. The LTCHDO control signal from the address chip indicates to the data chip when valid data from the display RAM is present on the memory data bus. The OR/exclusive-OR circuit 480 (FIG. 13) utilizes the control signal on the output 884 which is a function of the control signal LTCHDO to latch-up data from the memory data bus which is utilized in the OR and exclusive-OR operations.

Referring now to FIG. 13, the data chip generates two further control signals, INPUT on a line 908 and OUTPUT on a line 910. These control signals are generated by the logic elements indicated generally at 912 which have an input line 914 for the $\overline{\text{IORQ}}$ CPU control signal, an input line 916 which carries the CPU control signal M1, and an input line 918 which carries the CPU control signal RD. The signals INPUT and OUTPUT indicate when an input or output operation is requested by the CPU and have a duration which is longer than that of the CPU control signals to compensate for delay due to the microcycler.

ADDRESS CHIP

The address chip 56 of the video processor 52 is shown in FIG. 10 to have inputs MXD0-MXD7 from the microcycle data bus 66 with memory address outputs MA0-MA7 connected to a latch 950 whose output is connected to the display RAM address bus 952. The address chip relays addresses transmitted by the CPU whereby the CPU may selectively read the contents of the display RAM, sequentially generates addresses for reading the display RAM synchronously with the display of pixels on the screen represented in the display RAM and handling and generating interrupts.

The address chip further has clock inputs ϕ and $\overline{\phi}$ from the buffer 100, CPU control signal inputs $\overline{\text{M1}}$, RD, $\overline{\text{IORQ}}$, MREQ and RFSH and CPU control signal outputs INT and WAIT from and to, respectively, the CPU. Outputs carrying the address chip generated signals LTCHDO and WRCTL are connected to the corresponding inputs of the data chip 54 with inputs connected to the data chip outputs VERT. DR. and HOR. DR. The address chip address bit has inputs A12-A14 connected to the CPU address bus 73, input LIGHT PEN from the light pen 62 (FIG. 2). Finally, inputs TEST, VDD, VGG and VSS are connected to +5 v, +5 v, +10 v, and ground with the row address strobe signal RASO connected to an input of the logic elements indicated generally at 954 which generate the write enable ($\overline{\text{WE}}$), column address strobe ($\overline{\text{CAS}}$), chip select ($\overline{\text{CS}}$) and row address strobe (RAS) signals.

The address chip 56 of the video processor 52 is shown in a block diagram in FIG. 44. The address chip 56 has a microcycle decoder 1000 which selects 12 bits of address from the data from 8-bit data bus 66b connected to the microcycle data bus 66 by a buffer 1001. The microcycle decoder 1000 is similar to the microcycle decoder 212 of the data chip and need not be discussed in detail.

A detailed circuit implementing the block diagram of the address chip is shown in FIGS. 45A-J with a composite diagram of FIGS. 45A-J shown in FIG. 46. The interconnection of the microcycle decoder 1000 within the address chip is shown in FIG. 45 (with an address bit unit A0 typical of the units A0-A7, shown in greater detail in FIG. 47 and address bit unit A8, typical of address units A8-A12 shown in greater detail in FIG. 48). The address bit units A0-A7 of the microcycle

decoder 1000 have an input line 1002 which carries the control signal LDL1 by which the low address bits A0-A7 are loaded. Similarly, the address bit units A8-A13 of the microcycle decoder 1000 have an input line 1004 which carries the control signal LDH1 by which the high address bits A8-A13 are loaded. The address bits are carried on the address chip data bus 66b which is connected to the microcycle data bus 66 by the tri-state buffer 1001 comprising units 1001a-h (with buffer unit 1001a, typical of the buffer units, shown in greater detail in FIG. 49). The control signals LDL1 and LDH1 are generated by the logic element indicated generally at 1006 in a manner similar to that for the LDL1 and LDH1 control signals generated by the microcycle generator 106 of the data chip shown in FIG. 11A.

Referring back to FIG. 44, the outputs of the address bit units A0-A7 of the microcycle decoder 1000 are connected to an address decoder 1008 also logically similar to the address decoder 214, (FIG. 11B) of the data chip. Thus the address decoder 1008 decodes the addresses transmitted by the CPU to activate an associated select line 1010-1018. As indicated in Table II, the address decoder 1008 will decode the address FH (when the INPUT control signal is present) which is operably connected to the horizontal feedback input register. As another example, address decoder 1008 will activate the line 1013 which is operably connected to the interrupt enable and mode registers when the address EH and the control signal OUTPUT are present.

The address decoder 1008 is shown in FIG. 45 to comprise a programmed logic array having input lines connected to the complemented and uncomplemented outputs of the address bit units A0-A7 of the microcycle decoder 1000, and input line 1020 for the OUTPUT control signal and an input line 1022 for the control signal INPUT. The select lines 1010-1017 of the address decoder 1008 for the horizontal feedback register, a vertical feedback register, an interrupt line register, the interrupt enable and mode register, an interrupt feedback register, a function generator register, a vertical blank register, a low/high resolution mode register, and an output line 1018 to the memory cycle generator, respectively, are also indicated.

The address bits A0-A7 from the microcycle decoder 1000, together with the address bits A8-A13 are conducted to a multiplexer 1024 which has 12 outputs as shown in FIG. 44. A scan address generator 1026 generates a 12-bit address which is used to read pixel data from the display RAM. The scan address is generated synchronously with the raster scan of the display and incrementally increases from OH to FFFH once every field (1/60 seconds).

The multiplexer 1024 sends either the scan address or the address from the CPU (via microcycle decoder 1000) to its 12 outputs. The outputs of the multiplexer 1024 are connected to a second multiplexer 1026 which multiplexes its 12 inputs to 6 address bits, MA0-MA5, in two "time slices" required for the $4\text{K} \times 1$ 16 pin RAMs which comprise the display RAM.

When the multiplexer 1024 sends the address bits from the CPU to its 12 outputs, the 12 address bits A0-A11 of the 14 input address bits A0-A13 from the microcycle decoder 1000 are selected in the low-resolution mode. In the high resolution mode, the 12 address bits A2-A13 are selected. The mode of operation, whether low or high resolution, is set by the logic statement of a low/high resolution mode flip-flop or register

1030 shown in FIG. 45. The flip-flop 1030 has the same address as the low/high flip-flop 606 of the data chip. (The logic circuitry of the flip-flop 1030 is shown in greater detail in FIG. 50.) The flip-flop 1030 has an output line 1032 shown in FIG. 44 to be connected to a select input of the multiplexer 1024 so that the proper address bits from the CPU (via the microcycle decoder 1000) are selected when the address from the CPU is to be transmitted to the outputs of the multiplexer 1024.

The scan address generator 1026 which generates the 12-bit address used to read pixel data from the display RAM resets with every other 40 address counts in the low resolution mode (as there are 40 bytes per horizontal display line) so that the scan address generator 1026 counts from 0 to 39 twice and then counts from 40 to 79 twice, etc. This results in each pixel of a field being scanned twice. In other words, each two-bit pixel data is utilized twice in two consecutive horizontal scans. Since a frame consists of two interleaved fields, any particular pixel extends four horizontal scan lines in the vertical direction.

The scan address generator 1026 has inputs for the HORIZONTAL DRIVE and VERTICAL DRIVE signals generated by the data chip to synchronize the scan address generator with the data chip and the TV raster scan.

The scan address generator is indicated generally at 1026 in FIG. 45 and comprises a counter 1034 having 12-bits 1034a-l and flip-flops 1036-1038. (The counter bits 1034a and 1034b are shown in greater detail in FIGS. 51 and 52 respectively.) Bit 1034c, typical of bits 1034c-l is also shown in greater detail in FIG. 53. As seen in FIG. 53, each of the bits 1034c-l comprise a latch 1039 which is activated synchronously with the HORIZONTAL DRIVE pulse so that the count is latched up with each HORIZONTAL DRIVE pulse which occurs after each 40 counts.

A line 1040 (FIG. 45) carrying the VERTICAL DRIVE signal from the data chip is connected by the logic elements indicated generally at 1042 to an input of the flip-flop 1038. The output of the flip-flop 1038 is connected to the reset input R of the counter units 1034a-l. Thus, the VERTICAL DRIVE signal operates to reset the counter 1034 to 0 after each field has been scanned.

A line 1044 carrying the HORIZONTAL DRIVE signal from the data chip is connected by the logic elements indicated generally at 1046 to the input of the flip-flop 1037 whose output is connected to the D input of the flip-flop 1036 (which is shown in greater detail in FIG. 54.) The Q and Q outputs of the flip-flop 1036 are connected to the 10 and 9 inputs, respectively, of the counter bits 1034d-l.

The other output of the flip-flop 1037 is connected to the input of a NOR gate 1048 having another input connected to the output line 1032 of the low/high resolution flip-flop 1030 and still another input connected to the output of the least significant bit of a line counter to be described later. The output of the NOR gate 1048 is connected to the 1 input of the counter bits 1034a-l and to the 2 input by an inverter 1050.

The output of the NOR gate 1048 will go low with every other scan line (as determined by the output of the LSB 1138a of the line counter 1138) upon a HORIZONTAL DRIVE (HORIZONTAL DRIVE) pulse when in the low resolution mode. This causes the counter to be reset to the count that was latched up in the latches 1039. Since the count latched up is 40 less than the current count,

the counter will count from 0-39 twice, 40-79 twice, 80-119 twice, etc. Thus a line of pixel data is utilized to define 2 consecutive scan lines in each field in the low resolution mode.

The scan address generator 1026 has an input line 1052 which carries a clock signal which is connected by a transistor switch 1054 and an inverter 1056 to the 4 input of the bits 1034a-l and to the 3 inputs by an inverter 1058, of the counter 1034. The generation of the clock signal carried by the line 1052 will be described later also.

The multiplexer 1024 and 1028 comprise the NOR gates indicated at 1058, each having an input connected to the address bit outputs A0-A6 of the microcycle decoder 1000, 6 NOR gates 1060, each having an input connected to the address bit outputs A2-A7, respectively, 6 NOR gates indicated at 1062, each having an input connected to the address bit outputs A6-A11, respectively, and 6 NOR gates 1064, each having an input connected to the address bits A8-A13, respectively, of the microcycle decoder 1000.

The output line 1032 of the low/high resolution flip-flop 1030 is connected to the input of a NOR gate 1066 which is connected to the inputs of the NOR gates 1058 by the serially connected transistor switch 1068 and inverter 1070, with the output line 1032 also connected to the input of a NOR gate 1072 whose output is connected to the input of the NOR gate 1062 by the serially connected transistor switch 1074 and an inverter 1076. The output line 1032 is also connected to an inverter 1078 whose output is connected to the input of a NOR gate 1080. The output of the NOR gate 1080 is connected to the inputs of the NOR gates 1060 by a serially connected transistor switch 1082 and inverter 1084, with the output line 1032 also connected to an inverter 1086 whose output is connected to the input of a NOR gate 1088. The output of the NOR gate 1088 is connected to the inputs of the NOR gates 1064 by a serially connected transistor switch 1090 and an inverter 1092.

When the output of the low/high resolution mode flip-flop is a logical 0, (corresponding to the low resolution mode), the output of the inverter 1078 is a logical 1, the output of the NOR gate 1080 is a logical 0, and the output of the inverter 1084 is a logical 1 driving the outputs of the NOR gate 1060 (corresponding to address bits A2-A7) to a logical 0 with the outputs of the NOR gate 1064 (corresponding to the address bits A8-A13) also being driven to a logical 0. In this manner, the NOR gates 1058 corresponding to the address bits A0-A5 and the NOR gates 1062 corresponding to the address bits A6-A11 are selected in the low resolution mode. On the other hand, when the output of the flip-flop 1030 is a logical 1, corresponding to the high resolution mode, the NOR gates 1060 and 1064 are selected which corresponds to the address bits A2-A13.

The multiplexers 1024 and 1028 further comprise 6 NOR gates 1094, each having an input connected to the address bit outputs A0-A6 of the counter bits 1034a-f, respectively, and the 6 NOR gates 1096, each having an input connected to the address bit outputs A6-A11 of the counter bits 1034g-l, respectively.

The multiplexers 1024 and 1026 have a VIDNXT2 clock signal input line 1098 which is connected to an input of the NOR gates 1066 and 1080 and to the NOR gate 1072 by a transistor switch 1100 and to the NOR gate 1088 by a transistor switch 1102. The gates of the transistor switches 1100 and 1102 are connected to the clock signal $\Phi 1$. The VIDNXT2 clock signal input line

1098 is also connected to the inputs of the NOR gates 1094 by the series-connected transistor switch 1104 and inverter 1106. The VIDNXT2 input line 1098 is also connected by the series-connected inverter 1108, transistor switch 1110, inverter 1112, transistor switch 1114, and inverter 1116 to the inputs of the NOR gate 1096.

The logic state of the clock signal VIDNXT2 determines whether the address bits from the CPU (via the microcycle decoder 1000) or the address bits generated by the scan address generator 1052 are conducted to the memory address bus indicated at 1118 which carries the address bits MA0-MA5. VIDNXT2 occurs 40 times a scan line and indicates that the next RAM access cycle is a "video" cycle. In a video cycle, the system reads pixel data from the display RAM to be displayed on the screen. The generation of VIDNXT2 will be described later.

The outputs of the NOR gates 1058, 1060, 1062, 1064, 1094 and 1096 are selectively coupled to the output lines 1120-1125 by a plurality of transistor switches 1128. The output lines 1120, 1121 and 1122 are each connected by a series-connected NOR gate 1130 and buffer 1132 (shown in greater detail in FIG. 55), to the MA0, MA1 and MA2 bits of the memory address bus 1118. The output lines 1123, 1124 and 1125 are each connected by a series-connected NOR gate 1130 and buffer 1134 (shown in greater detail in FIG. 56) to the MA3, MA4 and MA5 bits of the memory address bus 1118.

If the logic state of VIDNXT2 on line 1098 is a logical 0, the output of the inverters 1106 and 1116 are a logical 1 which drives the outputs of the NOR gates 1096 and 1094 (corresponding to scan address generator bits A0-A11) to a logical 0. Thus, the address bits from the scan address generator are not conducted to the memory address bus 1118 when VIDNXT2 is a logical 0. On the other hand, when the state of VIDNXT2 on line 1098 is a logical 1 indicating the next cycle is a video cycle, the output of the inverters 1070, 1084, 1072 and 1092 are a logical 1 which drives the outputs of the NOR gates 1058, 1060, 1062 and 1064 (corresponding to the address bits from the CPU) to a logical 0.

The NOR gates 1094 have an additional clock signal input $\Phi 1$ with the NOR gates 1096 also having an additional clock signal $\Phi 2$ which is the inverse of the clock signal $\Phi 1$. Thus, when the address bits from the scan address generator are to be transmitted to the memory address bus 1118, the clock signal $\Phi 1$ goes low first which allows the address bits A0-A5 to be conducted first, followed by the address bits A6-A11 from the NOR gates 1096 when the clock signal 01 goes high and the clock signal 01 goes low.

Similarly, the NOR gates 1058 (corresponding to the address bits A0-A5 during the low resolution mode) and the NOR gates 1060 (corresponding to the address bits A2-A7 during the high resolution mode) have an additional clock signal input $\Phi 1$ and the NOR gates 1062 (for bits A6-A11) and 1064 (for bits A8-A11) have the additional clock signal $\Phi 2$. When the address bits from the CPU are to be conducted to the memory address bus 1118, the bits are also transmitted in two 6-bit slices, A0-A5 first, then A6-A11 (low resolution mode) or A2-A7 first, then A8-A13 (high resolution mode).

SCREEN AND LIGHT PEN INTERRUPTS

An additional function of the address chip concerns interrupts, namely a "screen" interrupt and "light pen" interrupt. The purpose of the screen interrupt is to synchronize the system "software" with the video system.

The CPU under the direction of the software or programming stored in the ROM's, can send a line number to an interrupt line register 1136 (which has address FH) shown in FIG. 44.

In the low resolution mode, bit 0 of interrupt line register 1136 is set to 0 and the line number is set to bits 1-7. In the high resolution mode, the line number is sent to bits 0-7. If the screen interrupt is enabled, the CPU will be interrupted when the display completes scanning the line which is contained in the interrupt register. A line counter 1138 counts the lines of pixels as they are displayed on the screen and the output of which is compared with the line number stored in the interrupt line register 1136 by a comparator 1140.

The output of the comparator 1140 sets a flip-flop 1142 which utilizes the HORIZONTAL DRIVE signal as a clock signal. The output of the flip-flop 1142 is connected to interrupt circuitry 1144 which generates an interrupt signal INT on an output line 1146 when the screen interrupt is enabled. The interrupt signal INT is transmitted to the CPU.

This interrupt can be used for timing since each line is scanned 60 times a second. It can also be used in conjunction with the color registers to make as many as 256 color-intensity combinations appear on a screen at the same time. Thus, after a screen interrupt, the data within the 8 color registers which can define 8 different color-intensity combinations may be changed to 8 additional color-intensity combinations with the interrupt line register contents also being changed to a subsequent line number. When this line is reached the process may be repeated until the full 256 possible combinations represented by the 5 color bits and 3 intensity bits in each color register have been displayed.

The light pen interrupt occurs when the light pen trigger is pressed and the video scan of the display crosses the point on the screen where the light pen is located which generates a signal LIGHT PEN on an input line 1148 to the interrupt circuitry 1144. When the light pen interrupt is enabled, the interrupt circuitry 1148 generates the interrupt signal INT and transmits it to the CPU.

The CPU interrupt routine resulting from the INT signal can read two registers to determine the position of the light pen. The line number which indicates the vertical position of the light pen is read from a vertical feedback register 1150 which has address EH. In the high resolution system, the line number is in bits 0-7. In the low resolution system, the line number is in bits 1-7, and bit 0 should be ignored.

The horizontal position of the light pen can be determined by reading a horizontal feedback register 1152 having address FH and subtracting 8. In the low resolution system, the resultant value is the pixel position 0 to 159. In the high resolution system, the resultant must be multiplied by 2 to give the pixel position, 0 to 358.

A horizontal position counter 1154 counts the pixel positions as the corresponding pixels are scanned. The counter 1154 is reset by the HORIZ DR signal and is clocked by the clock signal. The output of the horizontal position counter 1154 is connected to the horizontal feedback register 1152. The output of the line counter or vertical position counter 1138 is connected to the vertical feedback register 1150. When the light pen interrupt is enabled, the interrupt circuitry 1144, upon the occurrence of a LIGHT PEN signal, causes the horizontal feedback register 1152 to latch up the current horizontal position as indicated by the horizontal posi-

tion counter 1154. Similarly, the vertical feedback register 1150 is caused to latch up the current vertical position or line as indicated by the line counter 1138.

When the CPU acknowledges an interrupt, it reads 8 bits of data from the data bus. It then uses the data as an instruction or an address. This data is determined by the contents of an interrupt feedback register 1156 which has address DH. The contents of the interrupt feedback register 1156 is originally set by the placement of data in it by the CPU. In responding to a screen interrupt, the contents of interrupt feedback register are placed directly onto the data bus 66a. In responding to a light pen interrupt, the lower 4 bits of the data bus are set to 0 and the upper 4 bits are the same as the corresponding bits of the interrupt feedback register 1156. Thus, if the lower 4 bits are 0, the CPU can determine that the light pen initiated the interrupt. Otherwise, the interrupt is a screen interrupt.

In order for the Zilog Z-80 to be interrupted, the internal interrupt enable flip-flop must be set by an EI instruction and one or two of the external interrupt enable bits of an interrupt enable and mode registers 1158 which have address EH must be set. If bit 1 is set, light pen interrupts can occur. If bit 3 is set, screen interrupts can occur. If both bits are set, both interrupts can occur and the screen interrupt has high priority.

The interrupt mode bits of the interrupt enable and mode register 1158 can determine what happens if an interrupt occurs when the Zilog Z-80 CPU interrupt enable flip-flop is not set. Each of the two interrupts may have a different mode. In "mode 0" the Z-80 will continue to be interrupted until it finally enables interrupts and acknowledges the interrupt. In mode 1, the interrupt will be discarded if it is not acknowledged by the next instruction after it occurred. If mode 1 is used, the software should be designed such that the system will not be executing certain Zilog Z-80 instructions when the interrupt occurs. The OP codes of these instructions being with CDH, DDH, EDH and FDH.

The line counter 1138 is shown in greater detail in FIG. 45 and comprises 8 bits 1138a-h. (The bit 1138a is shown in greater detail in FIG. 57 with the bit 1138b, typical of bits 1138b-h shown in greater detail in FIG. 58.) The counter 1138 has an input line 1160 which is connected to the output of the logic elements 1046 which have the HORIZONTAL DRIVE signal input. The HORIZONTAL DRIVE signal occurs once for each line of pixels displayed on the screen. The line counter 1138 synchronously counts the lines as they are displayed and indicates the current line number being displayed. The line counter 1138 has a reset input line 1162 which is connected to the output of the logic elements 1042 which have the VERTICAL DRIVE input signal. The line counter 1138 resets on each vertical drive pulse which occurs at the end of each field.

The output of each of the counter bits 1158a-h are connected to the inputs of the vertical feedback register indicated generally at 1150 and comprising bits 1150a-h (with typical bit 1150a shown in greater detail in FIG. 59). The vertical feedback register 1150 has a latch enable line 1164 connected to the output of the interrupt circuitry indicated generally at 1144. When this line is enabled, in response to a LIGHT PEN signal from the light pen, the vertical feedback register 1150 latches up the current count contained in the line counter 1138. The output of each bit 1150a-h is connected to the data bus 66b. The vertical feedback register 1150 has an output enable input connected by an inverter 1166 to

the register select line 1011 from the address decoder 1008. The CPU may read the contents of the vertical feedback register 1150 by transmitting its address to the address decoder wherein the line number contained within the vertical feedback register 1150 is conducted onto the data bus 66b to the CPU. The CPU will read the contents of the vertical feedback register 1150 in response to an interrupt signal INT after determining that the interrupt is a light pen interrupt by reading the interrupt feedback register. In this manner, the CPU can determine the vertical position of the light pen.

The horizontal position counter is indicated generally at 1154 and comprises bits 1154a-h (with bit 1154a shown in greater detail in FIG. 60 and bit 1154b, typical of bits 1154b-h, shown in greater detail in FIG. 61.) The counter 1154 further comprises a programmed logic array indicated generally at 1168. The horizontal position counter 1154 has clock inputs $\Phi 1$ and $\Phi 2$ and synchronously counts the pixels of the line of pixels being displayed. Thus, the count contained within the counter 1154 corresponds to the horizontal position of the last pixel displayed. The counter 1154 has a reset input line 1170 which is connected to the output of the logic elements 1046 which have the HORIZONTAL DRIVE signal input. The HORIZONTAL DRIVE signal which occurs at the end of each line of the raster scan causes the horizontal position counter 1154 to reset.

The outputs of the bits 1154a-g of the horizontal position counter 1154 are connected to the inputs of the bits 1152a-g, respectively, of the horizontal feedback register indicated generally at 1152. (Logic circuitry of the bits 1152a-g is similar to that shown for bit 1158a of the vertical feedback register shown in FIG. 59.) The output of the bits 1152a-g are connected to the data bus 66b.

The horizontal feedback register 1152 has a latch enable line connected to the line 1164 from the interrupt circuitry, such that the register 1152 can latch-up the current position count contained within the horizontal position counter 1154 upon a signal from the interrupt circuitry 1144 in response to the signal LIGHT PEN from the light pen. The horizontal feedback register 1152 has an input connected to the register select line 1010 from address decoder 1008 whereby the CPU may read the contents of the horizontal feedback register 1152 by transmitting the address of the horizontal feedback register 1152 to the address decoder. The CPU will read the horizontal feedback register to determine the horizontal position of the light pen in response to a light pen interrupt.

The output of the bits 1154a-h of the horizontal position counter 1158 are also connected to a decoder indicated generally at 1171 which includes a PLA 1275, a J-K flip-flop 1276 (shown in greater detail in FIG. 62) and pull-ups 1173 whose outputs are selectively coupled to a NOR gate 1175. The output of the NOR gate 1175 is connected to a plurality of delays and inverters at 1177 which have an output line 1098 which carries the clock signal VIDNXT2.

VIDNXT2 is activated when the horizontal counter 1154 indicates a negative 1 or if bit 0 is a 1 and bit 8 is a 0, which occurs 40 times a scan line. Since the MUX 1024 utilizes VIDNXT2 as a select signal, the addresses generated by the scan address generator 1026 are selected 40 times a line. Furthermore, the scan address generator clock signal input line 1052 is connected to an output of the elements 1177 so that the scan address generator is clocked 40 times a scan line to output 40

sequential addresses synchronously with the MUX 1024. VIDNXT2 is also utilized to generate the RAS (row address strobe) signals at 1179 for the video cycles.

The output of the line counter 1138 is also connected to the inputs of the comparator 1140 shown to comprise 8 exclusive-OR units 1140a-h (with unit 1140a, typical of the units 1140a-h, shown in greater detail in FIG. 63) and a PLA 1172 connected to the outputs of the units 1140a-h. The comparator 1140 further comprises the flip-flop 1142 connected to the output of the PLA 1172 by a NOR gate 1174. The comparator 1140 has further inputs connected to the outputs of the interrupt line register 1136 which comprises bits 1136a-h (with the bits 1130a-h logically similar to that shown in FIG. 50). The interrupt line register 1136 which stores the screen interrupt line number from the CPU, has further input connected to the register select line 1012 from the address decoder 1008 by which the CPU may address the interrupt line register 1136 in order to input the interrupt line number.

The comparator 1140 compares the number of the current line being displayed by the display unit as indicated by the line counter 1138 with the line number stored in the interrupt line register 1136. When the line counter reaches the number in the line register 1136, the flip-flop 1142 (shown in greater detail in FIG. 64) is set. The flip-flop 1142 has an output line 1176 connected to the interrupt circuitry shown at 1144 which carries the screen interrupt signal to the interrupt circuitry.

The interrupt circuitry 1144 has an input line 1178 which carries the LIGHT PEN signal which indicates that the raster scan has crossed the point where the light pen 62 (FIG. 2) is located. The line 1178 is connected by resistor 1180 and NOR gate 1182 to the clock input of a flip-flop 1184. The output of the flip-flop 1184 is connected to the input of a flip-flop 1186 (with flip-flop 1184 logically similar to that shown in FIG. 64 and flip-flop 1186 logically similar to that shown in FIG. 54).

The interrupt mode and enable registers 1158 comprise 5 bits 1158a-e (with bit 1158b shown in greater detail in FIG. 65 and bits 1158a and 1158c-e logically similar to that shown in FIG. 50). The output of bit 1158b or bit 1 (which is the light pen enable bit) is connected to the input of an AND gate 1188 which is connected to the input of a NOR gate 1190. The other input to NOR gate 1190 is connected to the output of bit 4 or bit 1158e of the register 1158. The other input of the AND gate 1188 is connected to the output of a flip-flop 1192 (shown in greater detail in FIG. 66) whose input is connected to the output of a decoder indicated generally at 1194 which decodes the output of the horizontal counter 1154. The output of the NOR gate 1190 is connected by a NOR gate 1196 to the D input of the flip-flop 1184.

The output line 1176 from the flip-flop 1142 (which carries the screen interrupt signal) is connected to the clock input of a flip-flop 1198 (logically similar to that of flip-flop 1184). The output of the flip-flop 1198 is connected to the D input of a flip-flop 1200 (which is logically similar to that shown in FIG. 54 for the flip-flop 1186).

The output of bit 3 or bit 1158d (which is the screen interrupt enable bit) of the interrupt enable and mode registers 1158 is connected to the D input of the flip-flop 1198. The output of the flip-flop 1184 is also connected by a line 1202 to the input of a plurality of logic

elements 1204 whose output is connected to a plurality of logic elements 1206 having the output line 1164 which is connected to the latch enable inputs of the vertical feedback register 1150 and horizontal feedback register 1152. The output of the flip-flop 1184 is also connected to the input of a NOR gate 1208 whose output is connected to a plurality of logic elements 1210 having an output line 1212. The output line 1212 is connected by a line 1214 to an output buffer 1216 whose output line 1218 carries the control signal $\overline{\text{INT}}$ which is the interrupt control signal to the CPU. The output line 1212 is also connected by a plurality of logic elements indicated generally at 1220 (which includes a flip-flop 1221) to the input of a flip-flop 1222. (The flip-flop 1221 and 1222 are logically similar to the flip-flop shown in FIG. 67.) The Q output of the flip-flop 1222 is connected to the input of NOR gates 1223 and 1224 which have other inputs connected to a line 1225 which carries the CPU control signal M1 from the output of an inverter 1226 whose input is connected by a resistor 1228 to the CPU control signal $\overline{\text{M1}}$ input 1230.

The output of the NOR gate 1223 is connected to the input of a NOR gate 1232 which has an input connected to the output of the NOR gate 1234. The NOR gate 1234 has an input connected to the Q output of the flip-flop 1186 into the Q output of the flip-flop 1200 and an input connected to a line 1236 which is connected to the output of an inverter 1238.

The output of the inverter 1226 is connected to the input of a NOR gate 1240 whose output is connected to a NOR gate 1242. The NOR gate 1242 has another input connected to the CPU control signal $\overline{\text{IORQ}}$ input pad 1244. The output of the NOR gate 1242 is connected by a buffer 1246 to the input of the inverter 1238.

The output of the NOR gate 1232 is connected by an inverter 1248 to the reset input of the flip-flop 1184. The output of the NOR gate 1224 is connected to the input of a flip-flop 1250 which has an input connected to the output of a NOR gate 1252. The NOR gate 1252 has an input connected to the Q output of the flip-flop 1200 and an input connected to the line 1236.

The output of the bit 1158a of the interrupt mode and enable register 1158 (which is the mode bit for the light pen interrupt) is connected to the input of the NOR gate 1223. The Q output of the flip-flop 1158c (which is the mode bit for the screen interrupt) is connected to an input of the NOR gate 1224.

The output of the AND gate 1188 is a logical 1 when the light pen interrupt enable bit 1158b and the output of the flip-flop 1192 from the decoder 1194 are logical 1. The flip-flop 1192 is set to 1 when the pixels being displayed are defined by the display RAM, i.e., they are not background pixels. A logical 1 output of the AND gate 1188 causes the NOR gate 1190 to output a logical 0 causing the NOR gate 1196 to output a logical 1 which is presented to the D input of the flip-flop 1184.

The LIGHT PEN signal on line 1178 goes low when the raster scan crosses the point where the light pen is located causing the output of the NOR gate 1182 to go high which clocks the flip-flop 1184 to a logical 1 when the D input is a 1 which is a function of the light pen enable bit 1158b. The flip-flop 1186 will also be clocked to a logical 1. Since the output of the flip-flop 1184 is a logical 1, the output of the NOR gate 1208 is a logical 0 causing the output line 1212 and line 1214 to subsequently become a logical 1. This in turn causes the output line 1218 to become a logical 0 which is the CPU interrupt control signal $\overline{\text{INT}}$ for interrupts.

The logical 1 state on the line 1214 subsequently causes the flip-flop 1222 to assume a logical 1 state and the \bar{Q} output to assume a logical 0. With the light pen mode bit 1158a at a logical 0 (mode 0) the \bar{Q} output of the bit 1158a is a logical 1 which causes the output of the NOR gate 1223 to be a logical 0 and thus the output of the NOR gate 1232 depends upon the output of the NOR gate 1234. The flip-flop 1193 is set when the line number contained in the interrupt line register equals the current line number as indicated by the line counter (which initiates a screen interrupt). For purposes of illustration, it will be assumed that this condition is not true and that the output of the flip-flop 1198 which is connected to an input of the NOR gate 1234 is a logical 0. The state of the input line 1236 to the NOR gate 1234 is a logical 0 when the CPU acknowledges an interrupt. Thus, if the interrupt is acknowledged, all of the inputs of the NOR gate 1224 are a logical 0 and the output is a logical 1 causing the output of the NOR gate 1232 to be a logical 0. This output is inverted by the inverter 1243 which causes the flip-flop 1184 to be reset which causes the interrupt signal $\overline{\text{INT}}$ on output line 1218 to return to a logical 1 state.

If the interrupt has not been acknowledged, the state of the input line 1236 is a logical 1 causing the output of the NOR gate 1234 to be a logical 0, the output of the NOR gate 1232 to be a logical 1, and the output of the inverter 1248 to be a logical 0 and the flip-flop 1184 will not be reset. Thus, the interrupt signal $\overline{\text{INT}}$ will remain a logical 0 and the CPU will continue to be interrupted until it acknowledges the interrupt since the light pen interrupt is in mode 0.

If the light pen mode bit 1158a contained a logical 1 (mode 1) the \bar{Q} output of bit 1158a is a logical 0. Since the \bar{Q} output of the flip-flop 1222 is a logical 0, when the M1 signal also goes low (after the next instruction has been fetched) the output of the NOR gate 1223 will become a logical 1 causing the output of the NOR gate 1232 to be a logical 0 and the output of the inverter 1248 to be a logical 1 which resets the flip-flop 1184. When this flip-flop is reset, the interrupt signal $\overline{\text{INT}}$ returns to a logical 1. Thus, the CPU must acknowledge the interrupt upon the next instruction if at all, in Mode 1.

The output of the screen interrupt enable bit 1158d is the D input of the flip-flop 1198 which is clocked by the output of the flip-flop 1142. As noted before, the flip-flop 1142 is set when the line number being displayed as indicated by the line counter 1138 reaches the line number stored in the interrupt line register 1136 which initiates a screen interrupt when enabled. If the enable bit 1158d contains a 1, the flip-flop 1198 will be clocked to 1 when the flip-flop 1142 is set. Otherwise, it will remain 0 since its D input is 0.

Since the output of the flip-flop 1198 is also connected to an input of the NOR gate 1208, when the flip-flop 1198 is set, the interrupt control signal $\overline{\text{INT}}$ subsequently goes low indicating an interrupt just as for the light pen interrupt. Modes 0 and 1 for the screen interrupt are indicated by the bit 1158c also operate in a manner similar to that for the light pen interrupt.

Thus, the flip-flop 1222 subsequently assumes a logical 1 state when the $\overline{\text{INT}}$ signal is activated due to a screen interrupt as well. With the screen interrupt mode bit 1158c at a logical 0 (mode 0), the \bar{Q} output of the bit 1158c is a logical 1 which causes the output of the NOR gate 1224 to be a logical 0 and thus the output of the NOR gate 1250 depends upon the output of the NOR gate 1252.

The Q output of the flip-flop 1200 is set to 1 (after being clocked by M1) when the flip-flop 1198 is set and thus the \bar{Q} output of the flip-flop 1200 goes to 0. When the CPU acknowledges the interrupt (i.e., the state of the line 1236 becomes a 0) the output of the NOR gate 1252 becomes a logical 1. This causes the output of the NOR gate 1250 to become a logical 0, the output of the inverter 1251 to become a logical 1 and the flip-flop 1198 to reset. This in turn deactivates the interrupt signal $\overline{\text{INT}}$.

Had the screen interrupt mode bit 1158c been set to 1 (i.e., mode 1), the output of the NOR gate 1224 would go to 1 when the CPU signal M1 goes to 0 (i.e., after the next instruction). This causes the output of the NOR gate 1250 to become a logical 0, the output of the inverter 1251 to become a logical 1 and the flip-flop 1198 to be reset. Thus, the interrupt will be discarded if not acknowledged by the next instruction in mode 1.

The input feedback register is indicated at 1156 and comprises 8 bits 1156a-h (with bit 1156a typical of bits 1156a-d shown in greater detail in FIG. 68 and bit 1156e typical of bits 1156e-h shown in greater detail in FIG. 69). The D input and Q output of each bit of the interrupt feedback register 1156 is connected to the data bus 66b. The interrupt feedback register 1156 has an input connected to the register select line 1024 from the address decoder 1008 by which the CPU may address the interrupt feedback register and store interrupt data in the register. Each bit also has a latch enable input connected to the line 1236 which goes low when the CPU acknowledges the interrupt. Thus, when the CPU acknowledges an interrupt, the data contained within the interrupt feedback register 1156 is conducted to the data bus 66b and transmitted to the CPU. The bits 1156a-d have a reset input connected by a line 1260 through the \bar{Q} output of the flip-flop 1200.

When the flip-flop 1200 contains a logical 1 indicating a screen interrupt, the \bar{Q} output is a logical 0 and the data stored in the bits 1156a-h by the CPU is conducted back to the CPU on the data bus 66 unmodified when the CPU acknowledges the interrupt. Since the data is unmodified, it indicates to the CPU that the interrupt was a screen interrupt. However, if the flip-flop 1200 contains a logical 0, the \bar{Q} output is a logical 1 which causes the bits 1156a-d to all conduct 0's onto the data bus 66 in response to an interrupt acknowledge signal indicating a light pen interrupt. The bits 1156e-h are conducted unmodified. Since the flip-flop 1200 is set by the occurrence of a screen interrupt, screen interrupts have priority over light pen interrupts.

The output of the line counter 1138 is shown in FIG. 44 to be also connected to a comparator 1262 which also has inputs from a vertical blank register 1264. The vertical blank register 1264 contains the line number at which pixel data from the display RAM is no longer used to define the pixels displayed on the screen and has the same address as the vertical blank register of the data chip but is utilized for a different purpose. When the line counter 1138 reaches the line number contained within the vertical blank register 1264, the comparator 1262 outputs a signal which is used by a memory cycle generator 1266 to activate a memory refresh cycle.

The memory cycle generator controls memory cycles generated by either CPU initiated reads or scan address generator read operations. The generator inputs include the CPU control signals MREQ, RD, IORQ, M1 and RFSH, and address bits A12-A15 which are transmitted directly from the CPU. The RAS0-RAS3

outputs are generated by the memory cycle generator 1266 and are used to activate memory cycles. In the low resolution mode, only RAS0 is used to one bank of RAM (4K by 8). In the high resolution mode, all four RAS signals are used to control four banks of RAM (16k by 8). Two other signals generated are WRCTL and LTCHDO which are control signals to the data chip. Also, a WAIT signal is generated to initiate a wait state in the CPU.

The vertical blank register is indicated at 1264 in FIG. 45 and comprises 8 bits 1264a-h (with each bit logically similar to that shown in FIG. 50). The vertical blank register 1264 has a register select line 1016 at which the CPU may address the vertical blank register and input data from the data bus 66b which is the line number at which "blanking" occurs. The Q and Q output of each bit of the vertical blank register 1264 is connected to the comparator indicated generally at 1262 which comprises a programmed logic array 1268 which includes a plurality of pull-down transistors 1269 and pull-up transistors 1270 and a plurality of NOR gates 1271. The comparator 1262 also has inputs connected to the output of the line counter 1138 as previously mentioned.

The output of the comparator 1262 is connected to the D input of a flip-flop 1272 (shown in greater detail in FIG. 64) which has a reset input connected to the output of a flip-flop 1300 (shown in greater detail in FIG. 58) which has an input connected to the most significant bit 1138h circuit of the line counter 1138. The Q output of the flip-flop 1272 is connected by a line 1274 to an input of the memory cycle generator indicated generally at 1266.

The memory cycle generator comprises a PLA 1275, which includes pull-down transistors 1276 and pull-up transistors 1278, and a J-K flip-flop 1280 (shown in greater detail in FIG. 70). The generator 1266 further comprises J-K flip-flops 1282a-g (each of which is logically similar to that shown in greater detail in FIG. 66) and bits 4 and 5 of a function generator register (each of which is logically similar to that shown in FIG. 50) having the same address as the function generator register of the data chip.

A RAS signal is generated for display RAM accesses and thus is the function of MREQ, and VIDNXT2 and the address bits A12, A13 and A15 (to determine whether the memory access concerns the display RAM). A WAIT signal is generated to initiate a wait state in the CPU for all input and output operations (IORQ) to compensate for any delay due to the micro-cycler since the CPU address bus and data bus "time share" the microcycle data bus. Wait states are similarly initiated for CPU read and write operations (for data and instructions). Two wait states from and to the display RAM are generated if the CPU is executing instructions in the display RAM.

An additional wait state is initiated if the CPU and the video processor attempt to access the display RAM at the same time. A WAIT signal is transmitted to the CPU when VIDNXT2 is active (indicating the next memory access cycle is to be a video cycle) and the CPU also requests the display RAM (MREQ). LTCHDO becomes active when data being read from the display RAM is on the display RAM data bus. LTCHDO enables the OR/exclusive-OR circuit of the data chip to latch up the data on the memory data bus. WRCTL indicates that the present memory cycle is a write operation rather than a read.

The relationship between the input signals MREQ, RD from the CPU and the clock signal Φ to the memory cycle generator outputs WAIT, RAS, WRCTL and LTCHDO are shown for CPU read and write operations to the display RAM with FIGS. 12A and D illustrating write operations and FIGS. 12B and C, read operations. FIGS. 12C and D illustrate the extra wait state generated when a CPU read or write conflicts with a video cycle by the video processor. The shaded areas of the MA0-MA5 lines are determined by the address bits MA0-MA5.

The relationship between the inputs of CPU control signals IORQ, RD and the clock signal Φ and the memory cycle output WAIT is shown for input/output read operations in FIGS. 12E and G and input/output write operations in FIG. 12F. FIG. 12E illustrates an I/O read from the switch matrix ports 10H-17H and FIG. 12G illustrates I/O reads from the other ports.

The RAS0 output of the address chip is shown in FIG. 10C to be connected to the D input of a flip-flop 956 of the logic elements 954, whose Q output carries the CS/RAS (chip select and row address strobe) signal for the display RAM 42 and is connected to the RAM control signal bus 958. The clear input of the flip-flop 956 is connected to the output of a NAND gate 960 having inputs connected to the Q output of the flip-flop 956, the clock signal Φ from the buffer 100 and the Q output of a flip-flop 962.

The D input of the flip-flop 962 is connected to the clock signal Φ and the Q output is connected to the clock input of the flip-flop 956. The flip-flop 962 is clocked by the clock signal PX. The flip-flop 956 operates to invert the signal RAS0 and to delay it to produce the CS/RAS signal at its Q output, the delay being a function of the clock signal Φ and PX inputs to the logic elements 954.

The DATEN output of the data chip 54 is connected to the input of a NOR gate 964 having a grounded input and an output connected to the enable input of the tri-state drivers 966a-h connected to the DO output of the RAM chips 104a-h, respectively. The output of the drivers are connected to the memory data bus 102.

The output of the NOR gate 964 is connected to the input of a NAND gate 968 whose output is connected to the control signal bus 958 and carries the write enable signal, WE. The other input of the NAND gate 968 is connected to the Q output of a flip-flop 970 whose D input is connected to the Q output of the flip-flop 962. The Q output of the flip-flop 970 is connected to the control signal bus 958 and carries the column address strobe (CAS) signal. The flip-flop 970 is clocked by the output of a flip-flop 972 which is enabled by the PX and PX clock signals.

When DATEN goes low, the output of the NOR gate 964 goes high which turns off the drivers 966a-h. Subsequently, when the clock signal from the Q output of the flip-flop 970 goes high, the output of the NAND gate 968 goes low which enables the RAM's 104a-h to have data written in them.

I/O CHIP

As noted before, the control handles 12a-d and the keypad 18 (FIG. 2) are connected to the I/O chip 50 and provide signals in response to manipulation by the players or operators to the I/O chip. The CPU 46 of the digital computer 44 receives the keypad and control handle input signals from the I/O chip 50 in the digital form. The I/O chip has a music processor which pro-

vides audio signals to RF modulator 58 in response to output data signals from the computer to play melodies or generate noise through the TV 28.

The interconnection of the I/O chip 50 within the system is shown in FIG. 10C. The I/O chip has inputs MXD0-MXD7 connected to the microcycle data bus 66 and inputs \overline{RD} and \overline{IORQ} for the CPU control signals READ and INPUT/OUTPUT REQUEST, respectively and inputs for the clock signals Φ and $\overline{\Phi}$.

Outputs POT0-POT1 are each operatively connected to one of the potentiometers of the player control handles 12a-d. A signal transmitted to one of the potentiometers results in a signal returned to input MONOS which will be more fully explained later. Outputs SO0-SO7 are selectively coupled to the keys and switches of the keypad 18 and player control handles 12a-d of the switch matrix shown in FIG. 8. Activation of one of the outputs SO0-SO7 results in signals being received at the switch inputs SI0-SI7 also to be more fully explained later. The I/O chip has power supply inputs VDD, VGG and VSS connected to +5 v, +10 v and ground, respectively, a TEST input connected to the +5 v supply and a RESET input connected to the extension plug 77.

The CPU communicates with the I/O chip shown in block diagram in FIGS. 71A-C, through input and output instructions. Each input or output instruction has an address at which data is to be inputted from or outputted to. This address is transmitted to the input/output chip 50 (FIG. 71A) via the microcycle data bus 66, tri-state buffer 1400, and I/O data bus 66c to a microcycle decoder 1402 which assembles the address in a manner similar to that described for the microcycle decoder of the data chip. The microcycle decoder 1402 assembles the 11 bit address, A0-A10, which is decoded by an address decoder 1404. The address decoder 1404 has an input for the INPUT control signal and input for the OUTPUT control signal which are activated in conjunction with an input or an output instruction, respectively. The address decoder 1404 decodes the address from the microcycle decoder 1402 and activates one of the select lines 1406-1415 with select lines 1406 comprising eight select lines SO0-SO7. The particular select line activated depends upon the address transmitted to the address decoder 1404 and the state of the INPUT and OUTPUT control signals.

The select lines SO0-SO7 have addresses 10-17H and are activated with an input instruction. When one of these lines is activated, the switch matrix (shown in FIG. 8) will feedback the associated 8 bits of data on an input bus, SI0-SI7 indicated at 1418 to a multiplexer 1420 which will gate the data to a data bus 66d which is connected to the microcycle data bus 66 by the tri-state buffer 1400. Thus for example, if an input instruction transmits the address 12H to the address decoder 1404, the select line SO4 will be activated which will cause the keypad data indicated at 1422 (FIG. 8) of the switch matrix to be conducted to the microcycle data bus on the input data bus 1418.

The select lines 1407-1414 are output register select lines. These lines are activated with the concurrence of the OUTPUT control signal (which is activated by an output instruction) and the associated address (Table II) of a master oscillator, tone A frequency, tone B frequency, tone C frequency, vibrato and noise volume registers. In addition are the tone C volume, noise modulation, and MUX output registers and tone A and tone B volume output registers. These output registers are

part of the music processor in which the CPU loads data with output instructions. This data determines the characteristics of the audio signal that is generated.

The CPU can read the positions of the four potentiometers 17 of the four player control handles 12a-d (FIG. 1) through an analog-digital converter circuit indicated generally at 1422. The potentiometers are continuously scanned by the analog-digital (A-D) converter circuit and the digital results of the conversion are stored in the pot 0-3 registers 1424. The CPU reads these registers with input instructions.

The CPU can address the registers 1424 by transmitting the address of one of the registers to the address decoder 1404 which activates the select line 1415. A potentiometer (or pot) register address decoder 1426 has an input for the select line 1415 as well as the address bits A0 and A1. The pot register address decoder 1426 decodes these inputs to select one of the four registers, pot 0-pot 3. A selected register feeds back all 0's when the corresponding potentiometer is turned fully counterclockwise and all 1's when turned fully clockwise.

The output of a 2-bit "scan" counter 1428 is connected to the inputs of a scan decoder 1430 which has a 4-bit output line 1432 indicated as POT 0-3 and 4 register select lines connected to the pot 0-3 registers 1424. Each line of the POT 0-3 lines 1432 is operatively connected to an associated potentiometer. Thus, for example, the POT 0 line of the line 1432 is shown connected to the associated potentiometer 17 of the player control handle 12a in FIG. 72. The potentiometer is connected to a capacitor 1436 having an output line 1438 which carries the analog signal MONOS.

Referring back to FIG. 71A, a comparator 1440 has an input for the analog signal MONOS which is compared to a reference signal REF. The output of the comparator 1440 is connected to a counter 1442 which counts until the voltage signal MONOS across the capacitor 1436 reaches the reference REF.

The scan decoder 1430 decodes the output of the scan counter 1428 to sequentially activate the POT 0, POT 1, POT 2 and POT 3 lines of the lines 1432. Thus, when the POT 0 line is activated, the capacitor 1436 shown in FIG. 72 will begin to charge and the MONOS analog signal will begin rising. As the MONOS signal rises, the counter 1442 continues counting until the MONOS signal reaches the RAF signal. At that point, the counter 1442 stops. The rate at which the capacitor charges is related to the setting of the associated potentiometer. Thus the count that the counter 1442 reaches is determined by the potentiometer setting.

Synchronously with the sequential activation of the output lines 1432, the register select lines 1434 are activated such that the pot 0 register is selected to input the output of the counter 1442 after the POT 0 line is activated and the output of the counter 1442 is determined by the setting of the potentiometer of the control handle 12a. Next, the pot 1 register is selected to input the digital data representing the setting of the potentiometer of the control handle 12b, etc.

The CPU may then input this data by sending the corresponding addresses of the potentiometer registers 1424 (Table II) to the address decoder 1404 and pot register address decoder 1426. Each of the pot 0-3 registers 1424 are connected to the multiplexer 1420 by an 8 bit output line 1444. The multiplexer 1420 has an input for the line 1415 such that when an address corresponding to one of the pot 0-3 registers 1424 is sent by the

CPU to input the data contained by the registers 1424, the multiplexer 1420 selects the 8 bits of data on the line 1444 from the registers 1424 and conducts them to the data bus 66d.

The I/O chip is shown in greater detail in FIGS. 73A-M with a composite diagram of FIGS. 73A-M shown in greater detail in FIG. 74. The microcycle decoder is indicated generally at 1402 in FIG. 73 and comprises 11 bit circuits 1402a-k for the address bits A0-A10, respectively, (with the decoder bit circuit 1402a typical of the bits 1402a-k shown in greater detail in FIG. 75). The low address bits A0-A7 are loaded by the bit circuits 1402a-h of the microcycle decoder 1402 on the control signal LDL1, with the high address bits A8-A10 loaded on the control signal LDH1 in a manner similar to that for the microcycle decoders of the address and data chips.

The address decoder is indicated generally at 1404 in FIG. 73 and comprises a PLA just as for the address and data chips. The address decoder 1404 decodes the address bits from the microcycle decoder 1402 and activates one of the switch matrix input port select lines SO0-SO7 indicated at 1406, (each of which is the output of a driver 1704, shown in greater detail in FIG. 76) if the corresponding address is present as well as the control signal INPUT on line 1446. Similarly, the address bits can be decoded to activate the associated music processor output port select lines 1407-1414 if the output control signal OUTPUT on line 1448 is active. All the music processor registers can be loaded with one Z-80 OTIR instruction. The contents of register C should be sent to output port address 18H, register B to 8H and HL should point to the 8 bytes of data. The output lines 1451 are sequentially activated such that the register select lines 1414-1407 are sequentially activated with the data pointed to by HL going to output port 17H (noise volume register) and the next 7 bytes going to output ports 16H-10H.

The pot register input select line 1415 of the address decoder 1404 is also indicated. The switch input lines SI0-SI7 are indicated generally at 1418 and are operatively connected to the multiplexer indicated generally at 1420. The gates of the transistor switches which comprise the multiplexer 1420 are connected to the output of an inverter 1450 whose input is connected to the line 1415. When the logic state of the line 1415 is a logical 1, the pot 0-3 registers 1424 are selected causing output of the inverter 1450 to be a logical 0 which turns off the transistor switches of the multiplexer 1420 thereby turning off the SI0-SI7 inputs.

The pot 0-3 registers are indicated generally at 1424 (with the least significant bit 1424a of the pot 0 register typical of the bits of the registers 1424, shown in greater detail in FIG. 77.) The output of each of the potentiometer registers 1424 is connected by the 8-bit output line 1444 to the output of the associated transistor switches of the multiplexer 1420. The output of the switches of the multiplexer 1420 are also connected to the 2 input of the tri-state buffer indicated generally at 1400 (with unit 1400a, typical of the 8 units of the tri-state buffer 1400 shown in greater detail in FIG. 78) by the I/O chip data bus 66d. The input/output terminal 3 of each unit of the tri-state buffer 1400 is connected to the microcycle data bus 66.

The 1 input of each buffer unit is connected to the output of an inverting gate 1553 (shown in greater detail in FIG. 79) which has an input line 1555 and an input line 1557, both from the address decoder 1404. The line

1555 is activated by addresses 10H-17H (the switch matrix input ports) and the line 1557 is activated by addresses 1CH-1FH (the potentiometer input registers). The activation of either line allows the tri-state buffer 1400 to transmit the data from the switch matrix or the potentiometer registers to the microcycle data bus 66.

The scan counter is indicated generally at 1428 in FIG. 73 and comprises a 2-bit counter (with the least significant bit 1428a shown in greater detail in FIG. 80). The inputs of the counter 1428 are connected to the output of a flip-flop 1452, the output of which is connected to an input line 1454 which carries the clock signal. The output of the scan counter 1428 is connected to the scan decoder indicated generally at 1430 which comprises a PLA having four output lines 1432 and four output lines 1434.

The output lines 1432 are connected to the POT 0, POT 1, POT 2 and POT 3 output pins of the I/O chip, respectively, by a buffer 1456 (shown in greater detail in FIG. 81). Each of the output lines 1434 of the PLA of the decoder 1430 are connected to a register select input 4 of each bit of a register of the pot 0-3 registers 1424.

As the counter 1428 cycles through its 4 output states (as it is a 2-bit counter) the POT 0-3 lines of the output lines 1432 are sequentially activated. As each output line is activated, a capacitor operatively connected to the potentiometer associated with that particular output line charges at a rate as determined by the setting of the potentiometer. The output of each capacitor is operatively connected to the MONOS input 1658 of the I/O chip which is connected by a resistor 1660 to the input of the comparator 1440. The comparator 1440 has another input connected to the junction of a voltage divider 1662 which generates the voltage reference signal REF.

The output of the comparator 1440 is connected to the input of a plurality of logic elements indicated at 1664 which includes gates 1666-1669, with gate 1666, typical of gates 1666-1669 (shown in greater detail in FIG. 82). Also included are gates 1670-1672 (with gates 1670 and 1672 shown in greater detail in FIG. 83.) (The gate 1671 is also logically similar to that shown in FIG. 83, but VDD and VSS are interchanged.)

The output 4 of the gate 1666 is connected to a stop input 6 of each bit of the counter indicated generally at 1442 (with bit 1442a typical of the bits of the counter 1442 shown in greater detail in FIG. 84). The counter 1442 is clocked by a 2-bit counter 1678 (with bit 0 or 1678a, and bit 1, or 1678b, shown in greater detail in FIGS. 85 and 86, respectively, and buffer 1679 shown in greater detail in FIG. 87). The counter 1678 has an input for the clock signal Φ from a buffer 1681 (also shown in greater detail in FIG. 87.) The output of the counter 1678 at the buffer 1568 is the clock signal Φ divided by four. The counter 1442 counts until the MONOS signal reaches that of the REF reference signal such that the count contained within the counter 1442 is proportional to the potentiometer setting of the potentiometer associated with the particular output line of the output lines 1432.

Synchronously with the activation of the output lines 1432, the pot register select lines 1434 are sequentially enabled such that pot 0 of the registers 1424 is selected and enabled to latch up the data output of the counter 1442 when the counter 1442 indicates the positional setting of the potentiometer ("pot 0") associated with control handle 12a, etc. Accordingly, the output of each bit of the counter 1442 is connected by the logic

gates indicated generally at 1468 to the 1 input of a bit of each register of the potentiometer registers 1424.

When a particular pot line of the POT0-POT3 lines 1432 is activated, the associated capacitor begins charging until the MONOS signal on the line 1658 reaches the REF voltage as determined by the comparator 1440. One delay later (gate 1666), the counter 1442 is stopped. If IORQ is not active, one delay later (gate 1667) the output lines 1434 of the scan decoder are enabled so that one of the pot registers 1424, corresponding to the count of the scan counter 1430, can latch up the count output of the counter 1442. One delay later (gate 1671), the output lines 1432 are turned off. Also one delay after gate 1667 (gate 1668), the scan counter is incremented and the counter 1442 is reset.

One delay later (gate 1670), a DISCHARGE signal on a line 1674 (which is the output of a buffer 1676 shown in greater detail in FIG. 88) discharges the capacitor. When the counter 1442 reaches 64, one delay later (gate 1670) the DISCHARGE signal is turned off. Two delays (gates 1669 and 1671) after the counter 1442 reaches 64, the POT0-POT3 lines 1432 are enabled so that the particular pot line of the lines 1432 corresponding to the incremented count of the scan counter 1428 is activated to start the cycle all over.

The pot register address decoder is indicated generally at 1426 in FIG. 73 and comprises a PLA having an input line 1415 from the address decoder 1404 and input lines 1469 and 1471 for the address bits A0 and A1, respectively. The CPU can read the contents of any particular potentiometer register 1424 by transmitting the appropriate address to the address decoder which activates the line 1415. The address bits A0 and A1 come directly from the microcycle decoder 1402 and determine which of the 4 registers, pot 0-3, is selected.

The INPUT and OUTPUT control signals are generated on the output lines 1446 and 1448, respectively, of a generator indicated generally at 1680 and includes gates 1682-1686 (and are logically similar to that shown in FIG. 89). Also included is counter bit 1688 (shown in greater detail in FIG. 86).

MUSIC PROCESSOR

A block diagram of the music processor of the I/O chip is shown in FIG. 71B and C. The music processor can be divided into two sections. The first section (shown in FIG. 71B) generates a master oscillator frequency and the second section (shown in FIG. 71C) uses the master oscillator frequency to generate tone frequencies and the analog AUDIO output.

The frequency of the master oscillator is determined by the contents of several output registers. The contents of all registers in the music processor are set by output instructions from the CPU.

The master oscillator frequency is a square wave whose frequency is determined by 8 binary inputs to a master oscillator 1470 and a clock signal. This 8 bit input word is the sum of the contents of a master oscillator register 1472 (having address 10H which activates the register select line 1407) and the output of a multiplexer 1474. The multiplexer 1474 is controlled by the output of a one bit multiplexer register 1476 (having address 15H which activates the register select line 1412). The addition of the contents of the master oscillator register 1472 and the output of the multiplexer 1474 is performed by an 8 bit adder 1478 which has an 8 bit output connected to the master oscillator 1470.

If the multiplexer register 1476 contains a logical 0, then the data from a "vibrato" system, indicated generally at 1480, will be conducted through the multiplexer 1474. The 2 bits from a 2-bit vibrato frequency register 1482 (having address 14H) determine the frequency of the square wave output of a low frequency oscillator 1484. The output of the low frequency oscillator 1484 is operatively connected to the input of a set of logic gates 1486 represented by an AND gate. The vibrato system 1480 further comprises a 6-bit vibrato register 1488 (also having address 14H) which is operatively connected by a 6 bit output line to the "AND" gate 1486. The 6-bit word at the output of the AND gate oscillates between 0 and the contents of the vibrato register 1488 since the contents of the vibrato register 1488 are being "ANDed" with the output of the low frequency oscillator 1484, with the frequency of oscillation determined by the contents of the vibrato frequency register 1482. The 6-bit output word of the AND gate 1486, along with 2 logical 0 bits (when the MUX register 1476 contains a logical 0) are conducted through the multiplexer 1474 to the 8 bit adder 1478 to be added to the contents of the master oscillator register. This causes the master oscillator frequency to be modulated between two values since the frequency is a function of alternatively the contents of the master oscillator register and the sum of the contents of the master oscillator register and the output of AND gates 1486 thus giving a vibrato effect.

If the multiplexer register 1476 contains a logical 1, the data from a "noise" system, indicated generally at 1490, will be conducted through the multiplexer 1474 to the 8-bit adder 1478. An 8-bit "noise volume" register 1492 is operatively connected to the input of a set of gates 1494 also represented by an AND gate. An 8-bit noise generator 1496 is also operatively connected to the inputs of the "AND" gate 1494. The output of the noise generator is an 8-bit word that constantly varies. The gate 1494 functions as 8 AND gates so that each output bit of the noise volume register 1492 is ANDed with an output bit of the noise generator 1496. Thus the 8 bit output word from the noise volume register determines which bits from the noise generator will be present at the output of the gates 1494. Accordingly, if a bit in the noise volume register 1492 is 0, the corresponding bit at the output of the gates 1494 will also be 0. If a bit in the noise volume register is 1, the corresponding bit at the output of the AND gate will be a noise bit from the noise generator. This 8 bit word from the gates 1494 is conducted through the multiplexer 1474 (when the multiplexer register 1476 contains a 1) to the 8-bit adder 1478. Thus, the master oscillator frequency can be modulated by noise. Modulation can be completely disabled by setting the noise volume register 1492 to 0 if noise modulation is being used, or by setting the vibrato register 1488 to 0 when vibrato is used.

In the second part of the music processor shown in FIG. 71C, the square wave from the master oscillator on the output line 1498 of the master oscillator 1470 (FIG. 71B) is conducted to the clock input of 3 tone generator circuits, tone generators A, B, and C indicated at 1500, 1502 and 1504, respectively, which produce square waves at their outputs. The frequency of the outputs of each tone generator is determined by the contents of an associated tone generator register and the master oscillator frequency. Accordingly, a tone generator "A" register 1506 is connected to the input of the tone generator A, a tone generator "B" register 1508 is connected to the input of the tone generator B and a

tone generator "C" register 1510 is connected to the inputs of the tone generator C.

The output of the tone generator A which carries the square wave output is operatively connected to the inputs of a set of gates indicated at 1512 which function as 4 AND gates, with the other 4 inputs of the "AND" gates 1512 operatively connected to the outputs of a tone volume "A" register 1514. The 4-bit output word of the AND gate 1512 oscillates between 0 and the contents of the tone volume "A" register 1514 at the frequency of the output of the tone generator A.

Similarly, the output of the tone generator B is operatively connected to the inputs of 4 "AND" gates indicated at 1516 with the other 4 inputs operatively connected to the outputs of a 4-bit tone volume "B" register 1518 and the output of the tone generator C operatively connected to the inputs of 4 "AND" gates 1520 with the other 4 inputs of the AND gates 1520 operatively connected to the outputs of a 4 bit tone volume "C" register 1522. The four-bit output of each set of AND gates oscillates between 0 and the contents of the associated tone volume register.

The output of the AND gates 1512 is operatively connected to a digital-analog converter 1524 whose output oscillates between ground and a positive analog voltage determined by the contents of the tone volume "A" register 1514 at a frequency determined by the tone generator A. Similarly, the output of the AND gates 1516 are operatively connected to a digital-analog converter 1526 and the outputs of the AND gates 1520 are operatively connected to a digital-analog converter 1528.

A 4th tone generator comprises a set of gates indicated at 1530 which function as 4 AND gates which each have an input operatively connected to a line 1532 which carries a bit from the noise generator 1496 (FIG. 71B). The output of this bit of the noise generator 1496 is a square wave having a constantly varying frequency. The input 1532 is ANDed with 4 volume bits on lines 1534 from the noise volume register 1492 (FIG. 71B). The set of AND gates 1530 operate the same way as the AND gates for the tones A-C, except that a noise modulation register 1536 (having address 15H which activates register select line 1412) must contain a logical 1 for the outputs of the AND gate 1530 to oscillate.

The outputs of the AND gates 1530 are operatively connected to a digital-analog converter 1538. The analog outputs of the 4 D-A converters 1524, 1526, 1528 and 1538 are summed to produce a single audio output, AUDIO. This output is transmitted to the RF modulator 58 (FIG. 2).

The master oscillator is indicated generally at 1470 in FIG. 73 and comprises a programmable counter which can count up to FFH from the number presented at its program input. The programmable counter includes 8 units 1542a-h (with unit 1542a, typical of units 1542a-g, shown in greater detail in FIG. 90 and unit 1542h shown in greater detail in FIG. 91) and a PLA indicated generally at 1544. The units 1542a-h have inputs 4 and 5 for the clock signal Φ from the buffer 1681. The frequency, F_m , of the master oscillator 1470 is a function of the contents of the master oscillator register and the clock signal and is given by the following formula (in the absence of any modulation by the vibrato system 1480 or noise system 1490):

$$F_m = \frac{1789}{(\text{contents of Master Osc. Reg. } 1472) + 1} \text{ KHz}$$

The master oscillator register is indicated generally at 1472 and comprises 8 bits (with each bit circuit logically similar to that shown in FIG. 75), each having an input for the register select line 1407. The output of the master oscillator register 1472 is connected to the inputs of the 8-bit adder indicated at 1478 which comprises 8 bits 1478a-h. (Bit 1478b, typical of bits 1478a-g is shown in greater detail in FIG. 92 with bit 1478h shown in greater detail in FIG. 93.) The outputs of the adder are connected to the program inputs 1 of the master oscillator 1470.

The other inputs of the 8-bit adder 1478 are connected to the outputs of the multiplexer indicated generally at 1474. The output of the 8 bit adder 1478 is the sum of the contents of the master oscillator register 1472 and the output of the multiplexer 1474, which determines the frequency of which the master oscillator 1470 oscillates.

The multiplexer 1474 is shown in FIG. 73 to comprise a plurality of transistor switches 1546 and 1547. The gates of switches 1547 are connected by an inverter 1548 to an input line 1550 with the gates of the switches 1546 connected to the output of the inverter 1548 by an inverter 1549. The input line 1550 is connected to the output of the multiplexer register 1476 which is bit 4 of the output register having address 15H shown in FIG. 73 (with bit 4 shown in greater detail in FIG. 75).

The "AND" gates 1486 are shown to comprise a plurality of NOR gates indicated at 1486 whose inputs are connected to the 6 outputs of the bits 1488a-f of the vibrato register 1488 (each bit being logically similar to that shown in FIG. 75). The vibrato register 1488 is the first 6 bits of the output register having the address 14H and the register select line 1411. The last 2 bits 1482a and b (also shown in greater detail in FIG. 75) comprise the vibrato frequency register 1482. The output of the 2 bits 1482a and b are connected to the inputs of the low frequency oscillator indicated generally at 1484.

The low frequency oscillator 1484 comprises a 4-to-1 multiplexer in which the outputs from the vibrato frequency register 1482 are connected by a plurality of logic gates 1552 to the gates of four transistor switches 1554 of the multiplexer. The inputs of the transistor switches 1554 are connected to the 4 most significant bits 1556a-d of a counter comprising 13 bits 1556a-m. (The bit 1556a, typical of the bits 1556a-l, is shown in greater detail in FIG. 83 with the bit 1556m shown in greater detail in FIG. 85.)

The output of the transistor switches 1554 are connected to one another and to the other inputs of the NOR gates 1486. The logic state of the bits of the vibrato frequency register 1482 determine which of the outputs of the bits 1556a-d are selected which determines the frequency of oscillation of the output of the low frequency oscillator 1484. The value 00 of the bits of the vibrato frequency register correspond to the lowest frequency and the value 11 corresponds to the highest. When the output of the low frequency oscillator 1484 is a logical 1, the NOR gates 1486 are each a logical 0, otherwise the contents of the vibrato frequency register 1482 are inverted and conducted to the multiplexer 1474. In this manner, the contents of the vibrato register 1488 are "ANDed" (negative logic) by

the NOR gates 1486 with the output of the low frequency oscillator 1484.

The set of "AND" gates 1494 are shown to comprise a plurality of NOR gates indicated at 1494 in FIG. 73. The noise generator comprises a number generator and is indicated generally at 1496. The number generator comprises a 15-bit shift register 1558 (with each bit logically similar to that shown in FIG. 94) and an exclusive-OR gate indicated at 1560. The inputs of the NOR gates 1494 are connected to the outputs of the 8 most significant bits of the shift register 1558. The output of the two most significant bits are connected to the inputs of the exclusive-OR gate 1560 whose output is connected to the input of the least significant bit of the shift register 1558. The output of the 8 most significant bits of the shift register 1558 is a binary number that constantly changes with each clock signal to the shift register 1558. The other inputs of the NOR gates 1494 are connected to the outputs of noise volume register indicated at 1492 (each bit being logically similar to that shown in FIG. 75) and having an input connected to the register select line 1414. The shift register 1558 is clocked by a 4 bit counter 1559, having bits 1559a-d and an input connected to the output of the buffer 1679 of the counter 1678, which also provides the clock signal for counter 1556 of the low frequency oscillator 1484. (The bit 1559a is shown in greater detail in FIG. 85 with bit 1559b, typical of the bits 1559b-d, shown in greater detail in FIG. 86.)

If any particular bit of the noise volume register 1492 is a logical 1, the output of the corresponding NOR gate of the NOR gates 1494 is a logical 0. Otherwise, the output of the corresponding NOR gate 1494 is the inverse of the associated bit from the noise generator 1496. In this manner, the output of the noise generator 1496 is "ANDed" (negative logic) with the output of the 8 bits of the noise volume register 1492. The contents of the multiplexer register 1476 on line 1550 determines whether the multiplexer 1474 conducts the output of the NOR gates 1486 from the vibrato system or the output of the NOR gates 1494 from the noise system, to be summed with the contents of the master oscillator register 1472 by the 8 bit adder 1478.

The master oscillator 1470 further comprises a plurality of logic elements indicated at 1562 (which include gates 1564 and 1566 which are logically similar to the gates shown in FIG. 82 and a buffer 1568 shown in greater detail in FIG. 87) having an input connected to the output of the PLA 1544 of the master oscillator 1470. The outputs of the buffer 1568 are connected to the clock inputs of the tone generators A, B and C, by the lines 1498. The tone generator "A" register 1506 and the tone generator A are shown to comprise an 8-unit circuit, which include a programmable counter, indicated at 1570 (with a unit 1570a, typical of the units of the circuit 1570, with the exception of the unit 1570b, shown in greater detail in FIG. 95 and the unit 1570b shown in greater detail in FIG. 96). The frequency of tone A is a function of the master oscillator frequency and the contents of the tone generator A register and is given by the following formula:

$$F_a = \frac{F_m}{2(\text{contents of tone gen. A reg 1506})}$$

The output line of the unit 1570a of the tone A circuit 1570 is connected to the input of a toggle flip-flop 1572 (shown in greater detail in FIG. 92) which has an output line 1574 which carries the output of the tone generator

A. The tone generator B register 1508 and tone generator B as well as the tone generator C register 1510 and tone generator C are logically similar to the tone A circuit 1570 and toggle flip-flop 1572. The tone generator B register and tone generator B are indicated generally at the circuit 1576 and toggle flip-flop 1578 with the tone generator C register and tone generator C indicated generally at circuit 1580 and toggle flip-flop 1582.

The output 1574 of the toggle flip-flop 1572 of the tone generator A is connected to an input of a PLA 1584 which also has inputs connected to the outputs of the tone volume "A" register 1514 (which are the four lower bits of the output register having address 16H and register select line 1414 with a bit shown in greater detail in FIG. 75). The PLA 1584 has a plurality of output lines which are connected to a resistor network 1586, the outputs of which are connected to a single output line 1588 which carries the analog signal AUDIO.

The PLA 1584 includes a plurality of pull-down transistors 1590 which couple each of the output lines of the PLA 1584 to the line 1574 which carries the output of the tone generator A. Thus, the output lines of the PLA 1584 all go to a logical 0 when the line 1574 goes to a logical 1 whereby the output of the PLA 1584 oscillates at the same frequency as the output of the tone generator A. The remaining portion of the PLA 1592 decodes the output of the tone A volume register 1514 to selectively activate one of the output lines of the PLA 1584 (when the line 1574 from the tone generator A register is low). The resistor network 1586 produces an analog voltage in dependence upon the particular output line of the PLA 1584 activated.

Since the output of the PLA 1584 goes low each time the line 1574 goes low, the output of the tone A volume register 1514 is in a sense, ANDed with the output of the tone A generator. Thus the "AND" gates 1512 comprise the pull-down transistors 1590. The D-A converter 1524 (FIG. 71C) comprises the PLA 1584 and resistor network 1586.

The output of the tone generators B and C are connected in a similar manner to PLAs 1594 and 1596, respectively. The outputs of each bit of the tone volume B register 1518 (with each bit shown in greater detail in FIG. 75) are connected to the inputs of the PLA 1594. The outputs of the tone volume C register 1522 (with each bit also shown in greater detail in FIG. 75) are connected to the inputs of the PLA 1596. The outputs of the PLA 1596 and the PLA 1586 are connected to the inputs of the resistor network 1586.

The output of the most significant bit of the shift register 1558 of the noise generator 1496 is connected to the input of a NOR gate 1598 whose output is connected by an inverter 1600 to a PLA 1602. The other input of the NOR gate 1598 is connected to the noise modulation register 1536 which is the most significant bit (shown in greater detail in (FIG. 75) of the output register having address 15H and register select line 1412. The PLA 1602 has inputs connected to the output of the 4 most significant bits of the noise volume register 1492 and the output of the PLA 1602 is also connected to the resistor network 1586. The set of "AND" gates 1530 comprise the plurality of pull-down transistors 1604 of the PLA 1602 with the digital-analog converter 1538 comprising the remainder of the PLA 1602 and resistor network 1586 in a manner similar to the tone generators. The resistor network 1586 has a common

summing point 1540 which is connected to the output line 1588 which carries the analog signal AUDIO. In this manner, the AUDIO signal is the sum of the tones A, B and C, generated by the tone generators A, B and C (at their respective volumes), and the noise generator (at its respective volume).

The LDL1 and LDH1 signals for the microcycle decoder 1402 are generated by a generator indicated generally at 1690. The generator has inputs for the clock signals Φ and $\bar{\Phi}$ and the CPU control signal $\bar{I}ORQ$ and outputs 1692 and 1694 for the signals LDL1 and LDH1, respectively. The generator comprises gates 1696 and 1698 (each of which is logically similar to the gate shown in FIG. 82) and NOR gate 1700 and 1702. The address bits A0-A7 are latched up in the microcycle decoder 1402 on the signal LDL1 with the address bits A8-A10 latched on the signal LDH1, just as for the address and data chips.

The video processor allows the easy manipulation of pixel data to be written to the display RAM. With one memory write instruction, pixel data can be taken from the CPU, modified by the video processor and sent to the display RAM. The modifications include expanding, shifting or rotating, flopping, and ORing or exclusive-ORing the pixel data. This allows a greater amount of data to be handled in a given time which in turn allows greater complexity in the games and computer functions to be performed.

Furthermore, although only 2 bits of memory space in the display RAM are used to define a pixel on the display screen, the present system allows the associated pixel to be presented in one of 32 colors and one of eight different intensities. Color registers of a greater capacity than 8 bits would provide an even larger selection of colors and intensities.

The colors and intensities of the entire or portions of the screen may be changed with one instruction without changing the contents of the display RAM by changing the horizontal color boundary. The colors and intensities may also be changed by changing the data in the color registers. The screen interrupt is programmable to allow these registers to be changed after any particular scan line so that 256 color/intensity combinations may be on the screen at one time in any one field of the raster scan.

The music processor is fully digital and adapted to produce a variety of sounds including melodies and noises by loading a plurality of registers. The tones produced can be modulated to produce a vibrato effect or can be modulated by noise.

Since the cassette ROM is removable and replaceable, the programming of the system is easily modified to allow the particular game or function performed to also be changed.

The system has a basic program the listing for which is set out in Appendix A. Each game or function has a separate program (with the program listing for representative games, "Gunfight" set out in Appendix B). Each game or function can utilize the basic program routines which include routines for creating screen images including initialization, character display, coordinate conversion and object vectoring. Other routines decrement timers, play music and produce sounds. There are routines to read the keypad and control handles and input game selections and options. There are also math routines for manipulating floating binary coded decimal (BCD) numbers.

A "flow chart" for the power up sequence is given below in Table IV:

TABLE IV

5	POWER UP SEQUENCE
	Disable interrupts
	Set CONSUMER/COMMERCIAL port to CONSUMER
	IF Address 2000H = C3H
	Jump to address 2000H
	ENDIF
	Clear all system RAM
10	Clear shifter
	Set timeout count to max
	Clear music ports
	Set vertical blank
	Set interrupt mode
	Set horizontal color boundary
15	Set color ports
	Activate system interrupt routine
	IF Address 2000H = 55H
	Menu Inx ← Cassette menu
	ELSE
	Menu Inx ← On board menu
20	ENDIF
	Call system menu routine

A flow chart describing the sequence performed to allow the user to select a game from the "menu" is set out in Table V below:

TABLE V

SYSTEM MENU ROUTINE	
30	Clear Screen
	Paint Banner
	Display 'SELECT GAME' on banner
	Line number ← 1
Display line:	Display line number at screen (character 1, line number)
	Display '.' at screen (character 2, line number)
35	Display title (menu inx) at screen (character 3, line number)
	Line number ← line number + 1
	Menu inx ← menu inx + 1
	IF title (menu inx) ≠ zero
	Go to display line
40	ENDIF
Wait:	Call system get number routine
	IF number = 0 or number ≥ line number
	Display '?' at screen (character 1, line 11)
	Go to wait
45	ENDIF
	Go to game (number)

Finally, a flow chart outlining the program for the "Gunfight" game is set out in Table VI:

TABLE VI

	Get Max. Score
	Clear Ram
	Set vertical blank, horz. color boundary, interrupt mode
	Set colors
	Play Streets of Laredo
STRND:	Start round
	Init Bullets and timers
	Set up screen
	Display scores
	Display "Get Ready"
	Put up proper number of Cacti, Trees & Wagon
	Set up vectors so cowboys walk out
	Start interrupts
	Pause until cowboys walk out
	Erase "Get Ready"
LOOP:	Call sentry (check for a change of input)
	Call DOIT
	IF bullet hit anything
	kill object and set death flag if cowboy killed
	Go to LOOP
	DOIT:

TABLE VI-continued

```

If time up for round
  Exit
  Go to STRND
Else
If Death Flag SET
  Exit
  Go to STRND
Else
If Player 1 or Player 2 Pot moved
  Update new arm angle
Else
If Player 1 or Player 2 Joystick moved
  Update new velocity
Else
If key depressed
  Coffee break
Else
If Player 1 or Player 2 trigger pulled
  Fire Bullet
Else
If 1 second has elapsed
  Update new time
ENDIF
Exit
Interrupt Routine:
  Bump all time bases
  Erase all active bullets
  Vector bullets
  Write bullets to new location
  Set each bullets hit flag if it
  hit something
  Erase next object in write QUEUE
  Vector that object
  Write that object to new location
  Put object back in QUEUE
  SCHED next interrupt
EXIT

```

5 It should be noted that the computer or processor may form a part of the video processor and/or a part of the music processor so that the video processor and/or music processor may stand alone, with only minimal instructions from a central processor. This likewise may be employed for input/output processors. Thus, the term "computer" as used herein, together with its associated hardware, may be in the video, music and/or input/output processors. The so-called intelligence of the system may thus be split or divided between the individual processors and the central processor.

10 It will, of course, be understood that modifications of the present invention, in its various aspects, will be apparent to those skilled in the art, some being apparent only after study, and others being matters of routine electronic and logic design. As such, the scope of the invention should not be limited by the particular embodiment and specific construction herein described, but should be defined only by the appended claims, and equivalents thereof.

15 Various features of the invention are set forth in the following claims.

*PROGRAM 2-80 CROSSES ASSEMBLED BY HOME VIDEO GAME SYSTEM
FROM OBJECT SIZE TABLE (P.1) (P.2) (P.3) (P.4) (P.5) (P.6) (P.7) (P.8) (P.9) (P.10)

```

30 ; *****
31 ; * HOME VIDEO GAME TABLES *
32 ; *****
33 ;
34 ; ASSEMBLY CONTROL
35 ;
36 XMON EQU 1 ; ** SET TO 1 WHEN HARDWARE EXPAND IMPLEMENTED
37 NMON EQU 1 ; ** SET TO 1 WHEN NEW HARDWARE IS READY
38 ;
39 ; GENERAL CONSTANTS
40 NMON EQU 4096
41 FIRST EQU 2000H ; FIRST ADDRESS IN CASSETTE
42 SCREEN EQU 0
43 BYTES EQU 40 ; BYTES PER LINE
44 BITS EQU 160 ; BITS PER LINE
45 ; STUFF IN SYSTEM DOW VECTOR
46 STIMER EQU 200H ; SECONDS AND GAME TIME, MUSIC
47 CTIMER EQU 204H ; CUSTOM TIMERS
48 FNTSYS EQU 206H ; SYSTEM FONT DESCRIPTOR
49 FNTSML EQU 208H ; SMALL FONT DESCRIPTOR
50 HLKEYS EQU 214H ; KEYMASK OF ALL KEYS
51 MENUST EQU 218H ; HEAD OF ONBOARD MENU
52 MXSCR EQU 21EH ; ADDRESS OF 'MAX SCORE'
53 NMLPLY EQU 220H ; ADDRESS OF '# OF PLAYERS'
54 NGAME EQU 222H ; ADDRESS OF '# OF GAMES'
55 ; BITS IN PROCESSOR FLAG BYTE
56 PSXSGN EQU 7 ; SIGN BIT

```

```

>0006 57 PSZRO EQU 6 ; ZERO BIT
>0002 58 PSHPV EQU 2 ; PARITY OVERFLOW
>0000 59 PSNCY EQU 0 ; CARRY
60 ; BITS IN GAME STATUS BYTE
>0000 61 GSETIM EQU 0
>0001 62 GSESCR EQU 1
>0007 63 GSEEND EQU 7
64 ; STANDARD VECTOR DISPLACEMENTS AND BITS
>0000 65 VVAR EQU 0 ; MAGIC REGISTER
>0001 66 VRSHT EQU 1 ; STATUS
>0002 67 VRTIME EQU 2 ; TIME BASE
>0003 68 VDOXL EQU 3 ; DELTA X LO
>0004 69 VDOXH EQU 4 ; DELTA X HI
>0005 70 VROD EQU 5 ; X COUNT LO
>0006 71 VROH EQU 6 ; X COUNT HI
>0007 72 VEXCHK EQU 7 ; X CHECK FLAGS
>0008 73 VDOYL EQU 8 ; DELTA Y LO
>0009 74 VDOYH EQU 0EH ; DELTA Y HI
>000A 75 VYML EQU 0EH ; Y COUNT LO
>000B 76 VYMH EQU 0EH ; Y COUNT HI
>000C 77 VYCHK EQU 0EH ; Y CHECK FLAGS
>000D 78 VYML EQU 0EH ; OLD ADDRESS L.O.
>000E 79 VYMH EQU 0EH ; OLD ADDRESS H.O.
80 ; DISPLACEMENTS FROM START OF COORDINATE AND H
>0000 81 VDEL EQU 0 ; LO DELTA
>0001 82 VDEH EQU 1 ; HI DELTA
>0002 83 VDEL EQU 2 ; LO COUNT
>0003 84 VDEH EQU 3 ; HI COUNT
>0004 85 VDECHK EQU 4 ; CHECK BITS
86 ; BITS IN STATUS BYTE
>0007 87 VSACT EQU 7 ; VECTOR ACTIVE STATUS
>0006 88 VDEANK EQU 6 ; BANK STATUS
89 ; BITS IN CHECK BIT MASK
>0000 90 VDLMT EQU 0 ; DO LIMIT CHECKING
>0001 91 VDRFV EQU 1 ; REVERSE DELTA ON LIMIT ATTAINED
>0003 92 VDLMT EQU 3 ; COORDINATE IS AT LIMIT
93 ; FONT TABLE DISPLACEMENTS FOR NEW CHARACTER DISPLAY ROUTINE
>0000 94 FTBASE EQU 0 ; BASE CHARACTER
>0001 95 FTFSX EQU 1 ; X FRAME SIZE
>0002 96 FTFSY EQU 2 ; Y FRAME SIZE
>0003 97 FTSIZ EQU 3 ; X SIZE OF CHAR IN BYTES
>0004 98 FTSIZ EQU 4 ; Y SIZE IN BITS
>0005 99 FTPTL EQU 5 ; PATTERN TABLE ADDRESS LO
>0006 100 FTPTH EQU 6 ; PATTERN TABLE ADDRESS HI
101 ; BITS FOR MAGIC REGISTER WRITE OPTION BYTE
>0006 102 MRFLOP EQU 6 ; WRITE WITH FLOP
>0005 103 MEXOR EQU 5 ; WRITE WITH EXCLUSIVE OR
>0004 104 MROR EQU 4 ; WRITE WITH OR
>0003 105 MXPND EQU 3 ; WRITE WITH EXPAND
>0002 106 MRROT EQU 2 ; WRITE WITH ROTATE
>0003 107 MSHT1 EQU 0EH ; MASK OF SHIFT AMOUNT
108 ; BITS OF CONTROL HANDLE INPUT PORT
>0004 109 CHTRIG EQU 4 ; TRIGGER
>0003 110 CHTRIG EQU 3 ; JOYSTICK RIGHT
>0002 111 CHLEFT EQU 2 ; JOYSTICK LEFT
>0001 112 CHDOWN EQU 1 ; DOWN
>0000 113 CHUP EQU 0 ; UP
114 ; CONTEXT BLOCK REGISTER DISPLACEMENTS
>0000 115 CRIVL EQU 0 ; IV

```



```

00001 116 CB1YH EQU 3
00002 117 CB1XL EQU 2 ; IX
00003 118 CB1XH EQU 3
00004 119 CBE EQU 4 ; DE
00005 120 CBO EQU 5
00006 121 CFC EQU 6 ; EC
00007 122 CFB EQU 7
00008 123 CFTLHG EQU 8 ; HF
00009 124 CFB EQU 9
0000A 125 CBL EQU 0AH ; HL
0000B 126 CFB EQU 0AH
0000C 127 ; SENTRY RETURN CODE EQUATES:
0000D 128 SHUL EQU 0 ; NOTHING HAPPENED
0000E 129 SCT0 EQU 1 ; COUNTER-TIMER 1 THRU 8
0000F 130 SCT1 EQU 2
00010 131 SCT2 EQU 3
00011 132 SCT3 EQU 4
00012 133 SCT4 EQU 5
00013 134 SCT5 EQU 6
00014 135 SCT6 EQU 7
00015 136 SCT7 EQU 8
00016 137 SF0 EQU 9 ; FLAG BIT 0
00017 138 SF1 EQU 0AH
00018 139 SF2 EQU 0BH
00019 140 SF3 EQU 0CH
0001A 141 SF4 EQU 0DH
0001B 142 SF5 EQU 0EH
0001C 143 SF6 EQU 0FH
0001D 144 SF7 EQU 10H
0001E 145 SSC EQU 11H ; SECONDS-TIMER THIS COUNTED DOWN
0001F 146 SED EQU 12H ; KEY IS DOWN
00020 147 SED EQU 13H ; VES IS UP
00021 148 SP0 EQU 14H ; POT 0
00022 149 SP1 EQU 15H ; POT 1
00023 150 SP2 EQU 16H ; POT 2
00024 151 SP3 EQU 17H ; POT 3
00025 152 ST0 EQU 18H ; TRIGGER 0
00026 153 ST0 EQU 19H ; JOYSTICK 0
00027 154 ST1 EQU 1AH ; SIMILARITY FOR 1-3
00028 155 ST1 EQU 1BH
00029 156 ST2 EQU 1CH
0002A 157 ST2 EQU 1DH
0002B 158 ST3 EQU 1EH
0002C 159 ST3 EQU 1FH
0002D 160 ; *****
0002E 161 ; * HOME VIDEO GAME PORT EQUATES *
0002F 162 ; *****
00030 163 ; OUTPUT PORTS FOR VIRTUAL COLOR
00031 164
00032 165 COLOR EQU 0 ; COLOR 0 RIGHT
00033 166 COLOR EQU 1 ; COLOR 1 RIGHT
00034 167 COLOR EQU 2 ; COLOR 2 RIGHT
00035 168 COLOR EQU 3 ; COLOR 3 RIGHT
00036 169 COLOR EQU 4 ; COLOR 0 LEFT
00037 170 COLOR EQU 5 ; COLOR 1 LEFT
00038 171 COLOR EQU 6 ; COLOR 2 LEFT
00039 172 COLOR EQU 7 ; COLOR 3 LEFT
0003A 173 COLOR EQU 0AH ; COLOR BLOCK OUTPUT PORT
0003B 174 HOKCH EQU 9 ; HORIZONTAL COLOR BOUNDARY

```



```

>0006 175 VERR EQU 00H ; VERTICAL BLANKING LINE
176 ; OUTPUT PORTS FOR MUSIC AND SOUNDS
>0010 177 TONPO EQU 10H ; TONE MASTER OSCILLATOR
>0011 178 TONPA EQU 11H ; TONE A OSC.
>0012 179 TONPB EQU 12H ; TONE B OSC.
>0013 180 TONPC EQU 13H ; TONE C OSC.
>0014 181 VIBPA EQU 14H ; VIBRATO
>0016 182 VOLAB EQU 16H ; TONES A,B VOLUME
>0015 183 VOLC EQU 15H ; TONE C VOLUME
>0017 184 VOLN EQU 17H ; NOISE VOLUME
>0018 185 SBOX EQU 18H ; SOUND BLOCK OUTPUT PORT
186 ; INTERRUPT AND CONTROL OUTPUT PORTS
>0010 187 INFR EQU 00H ; INTERRUPT FEEDBACK
>0016 188 INMO EQU 06H ; INTERRUPT MODE
>0014 189 INLN EQU 04H ; INTERRUPT LINE
>0013 190 CONCM EQU 3 ; CONSUMER (COMMERCIAL)
>0010 191 MAGIC EQU 001 ; THE NOTORIOUS MAGIC REGISTER
>0019 192 XPRND EQU 19H ; EXPANDER PIXEL DEFINITION PORT
193 ; INTERRUPT AND INTERCEPT INPUT PORTS
>0008 194 INTS EQU 8 ; INTERCEPT STATUS
>0004 195 VERRH EQU 04H ; VERTICAL ADDRESS FEEDBACK
>0004 196 HORSH EQU 04H ; HORIZONTAL ADDRESS FEEDBACK
197 ; HAND CONTROLS INPUT PORTS
>0010 198 SH0 EQU 10H ; PLAYER 0 HAND CONTROL
>0011 199 SH1 EQU 11H ; PLAYER 1 HAND CONTROL
>0012 200 SH2 EQU 12H ; PLAYER 2 HAND CONTROL
>0013 201 SH3 EQU 13H ; PLAYER 3 HAND CONTROL
>0010 202 POT0 EQU 10H ; PLAYER 0 POT
>0011 203 POT1 EQU 11H ; PLAYER 1 POT
>0012 204 POT2 EQU 12H ; PLAYER 2 POT
>0013 205 POT3 EQU 13H ; PLAYER 3 POT
206 ; KEYBOARD INPUT PORTS
>0014 207 KEY0 EQU 14H ; KEYBOARD COLUMN 0
>0015 208 KEY1 EQU 15H ; KEYBOARD COLUMN 1
>0016 209 KEY2 EQU 16H ; KEYBOARD COLUMN 2
>0017 210 KEY3 EQU 17H ; KEYBOARD COLUMN 3

212 ; *****
213 ; * HOME VIDEO GAME SYSTEM CALL INDEXES *
214 ; *****
215 ; USER PROGRAM INTERFACE
>0000 216 UPISR EQU 0
>0000 217 INIPC EQU 1+ISR ; INTERPRET WITH CONTEXT CREATE
>0002 218 XINTC EQU INIPC+2 ; EXIT INTERPRETER WITH CONTEXT RESTORE
>0004 219 KCALL EQU XINTC+2 ; CALL ASM LANG. SUBROUTINE
>0006 220 MCALL EQU KCALL+2 ; CALL INTERPRETER SUBROUTINE
>0008 221 RRET EQU MCALL+2 ; RETURN FROM INTERPRETER SUBROUTINE
>000A 222 JUMP EQU RRET+2 ; MAKE JUMP
>000C 223 SUCC EQU JUMP+2 ; SUCC INLINE PRGS INTO CB
224 ; SCHEDULER ROUTINES
>000C 225 SCHED EQU SUCC
>000E 226 ACTINT EQU SCHED+2 ; SET SUB-TIMER
>0010 227 DECTS EQU ACTINT+2 ; DEC CT'S UNDER MASK
228 ; MUSIC AND SOUNDS
>0012 229 MPAK EQU DECTS+2
>0012 230 MUSIC EQU MPAK ; BEGIN PLAYING MUSIC
>0014 231 EMUSIC EQU MUSIC+2 ; STOP PLAYING MUSIC
232 ; SCREEN HANDLER ROUTINES
>0016 233 SUXSR EQU EMUSIC+2

```

X0016	234	SETOUT	EQ	SETSTR	; SET SCREEN SIZE
X0018	235	OUTSET	EQ	SETOUT+2	; SET COLORS
X001A	236	FILL	EQ	OUTSET+2	; FILL MEMORY WITH CONSTANT DATA
X001C	237	RECTAN	EQ	FILL+2	; DRAW RECTANGLE
X001E	238	WRITE	EQ	RECTAN+2	; WRITE RELATIVE FROM VECTOR
X0020	239	WRITE	EQ	WRITE+2	; WRITE RELATIVE
X0022	240	WRITE	EQ	WRITE+2	; WRITE WITH PATTERN SIZE LOCKED
X0024	241	WRITE	EQ	WRITE+2	; WRITE WITH SIZES PROVIDED
X0026	242	WRITE	EQ	WRITE+2	; WRITE ABSOLUTE
X0028	243	BLANK	EQ	WRITE+2	; BLANK AREA FROM VECTOR
X002A	244	BLANK	EQ	WRITE+2	; BLANK AREA
X002C	245	SAVE	EQ	BLANK+2	; SAVE AREA
X002E	246	RESTOR	EQ	SAVE+2	; RESTORE AREA
X0030	247	SCROLL	EQ	RESTOR+2	; SCROLL AREA OF SCREEN
	248				
X0032	249	CHRDIS	EQ	SCROLL+2	; NEW DISPLAY CHARACTER
X0034	250	STRDIS	EQ	CHRDIS+2	; NEW DISPLAY STRING
X0036	251	DISNUM	EQ	STRDIS+2	; DISPLAY NUMBER
	252				
X0038	253	RELABS	EQ	DISNUM+2	; RELATIVE TO ABSOLUTE CONVERSION
X003A	254	RELABS	EQ	RELABS+2	; NORMALIZE RELABS
X003C	255	VECTC	EQ	RELABS+2	; VECTOR SINGLE COORDINATE
X003E	256	VECT	EQ	VECTC+2	; VECTOR COORDINATE PAIR
	257				; HUMAN INTERFACE ROUTINES
X0040	258	HUMABK	EQ	VECT+2	
X0042	259	KCHASC	EQ	HUMABK	; KEY CODE TO ASCII
X0044	260	SENTRY	EQ	KCHASC+2	; SCREEN PROTECTION
X0046	261	DOTT	EQ	SENTRY+2	; SCREEN TO TRANSITION NUMBER
X0048	262	DOTR	EQ	DOTT+2	; USE R INSTEAD OF H
X004A	263	PLPBR	EQ	DOTR+2	; TYPE H PBR
X004C	264	PRNT	EQ	PLPBR+2	; DISPLAY H PBR
X004E	265	GETPR	EQ	PRNT+2	; GET LINE PROMPTER FROM USER
X0050	266	GETPR	EQ	GETPR+2	; GET NUMBER FROM USER
X0052	267	PANS	EQ	GETPR+2	; PROMPT
X0054	268	DISTIM	EQ	PANS+2	; DISPLAY TIME
X0056	269	INCSKR	EQ	DISTIM+2	; INC SCORE
	270				; MATH ROUTINES
X0058	271	MATH	EQ	INCSKR+2	
X005A	272	INDEXN	EQ	MATH	; INDEX NIPLE
X005C	273	STOREN	EQ	INDEXN+2	
X005E	274	INDEXN	EQ	STOREN+2	; INDEX WORD
X0060	275	INDEXB	EQ	INDEXN+2	; INDEX BYTE
X0062	276	MOVE	EQ	INDEXB+2	; BLOCK TRANSFER
X0064	277	SHIFU	EQ	MOVE+2	; SHIFT UP A DIGIT
X0066	278	BCDADD	EQ	SHIFU+2	; BCD ADD
X0068	279	BCDSUB	EQ	BCDADD+2	; BCD SUBTRACT
X006A	280	BCDMUL	EQ	BCDSUB+2	; BCD MULTIPLY
X006C	281	BCDDIV	EQ	BCDMUL+2	; BCD DIVIDE
X006E	282	BCDCHS	EQ	BCDDIV+2	; BCD CHANGE SIGN
X0070	283	BCDNEG	EQ	BCDCHS+2	; BCD NEGATE
X0072	284	DADD	EQ	BCDNEG+2	; DECIMAL ADD
X0074	285	DMSG	EQ	DADD+2	; CONVERT TO SIGN MAGNITUDE
X0076	286	DABS	EQ	DMSG+2	; DECIMAL ABSOLUTE VALUE
X0078	287	NEG	EQ	DABS+2	; NEGATE
X007A	288	RANGED	EQ	NEG+2	; RANGED RANDOM NUMBER
X007C	289	QUIT	EQ	RANGED+2	; QUIT CASSETTE EXECUTION
X007E	290	SETH	EQ	QUIT+2	; SET BYTE
X0080	291	SETH	EQ	SETH+2	; SET WORD
X0082	292	MSKTD	EQ	SETH+2	; MASK TO DELTMS

```

294 ; *****
295 ; * MACROS *
296 ; *****
297 ; MACROS TO DEFINE PATTERNS
298 DEF2 MACR #RH, #HL
299     DEF2 #RH
300     DEF2 #HL
301     END
302 DEF3 MACR #RH, #RC, #SC
303     DEF2 #RH
304     DEF2 #RC
305     DEF2 #SC
306     ENDM
307 DEF4 MACR #RH, #CH, #CR, #T, #D
308     DEF2 #RH
309     DEF2 #CH
310     DEF2 #CR
311     DEF2 #D
312     ENDM
313 DEF5 MACR #RH, #RW, #RX, #DY, #DX
314     DEF2 #RH
315     DEF2 #RW
316     DEF2 #RX
317     DEF2 #DY
318     DEF2 #DX
319     ENDM
320 DEF6 MACR #RH, #RW, #RC, #RD, #RE, #RF
321     DEF2 #RH
322     DEF2 #RW
323     DEF2 #RC
324     DEF2 #RD
325     DEF2 #RE
326     DEF2 #RF
327     ENDM
328 DEF8 MACR #RH, #RW, #RC, #RD, #RE, #RF, #RG, #RH
329     DEF2 #RH
330     DEF2 #RW
331     DEF2 #RC
332     DEF2 #RD
333     DEF2 #RE
334     DEF2 #RF
335     DEF2 #RG
336     DEF2 #RH
337     ENDM
338 ; MACROS TO COMPUTE CONSTANT SCREEN ADDRESSES
339 SYMSET MACR #R, #X, #Y ;RELATIVE LOAD
340     LD #R, #R5, (#Y), SHL, #X(#X)
341     ENDM
342 ; MACRO TO GENERATE SYSTEM CALL
343 SYSTEM MACR #NUMBER
344     RST #6
345     DEF2 #NUMBER
346     IF #NUMBER EQ 0
347     INTM DEF 1
348     ENDM
349     ENDM
350 ; MACRO TO GENERATE SYSTEM CALL WITH SUC OPTION ON
351 SYSSUC MACR #NUMBER
352     RST #6

```

```

353     DEFB @UMH+1
354     IF @UMH EQ INT0
355 INT0  DEFL 1
356     ENDF
357     ENDM
358 ; MACROS TO GENERATE MACRO INSTRUCTION CALLS
359 ; FILL SCREEN WITH CONSTANT DATA
360 FILL?  MACR @START, @BYTES, @DATA
361     DEFB FILL+1
362     DEFW @START
363     DEFW @BYTES
364     DEFB @DATA
365     ENDM
366 ; EXIT INTERPRETER WITH CONTEXT RESTORE
367 EXIT  MACR
368     DEFB XINT0
369 INT0  DEFL 0
370     ENDM
371 ; INTERPRET WITH INLINE SUCK
372 DO  MACR @CID
373     DEFB @CID+1
374     ENDM
375 ; INTERPRET WITHOUT INLINE SUCK
376 DONT  MACR @CID
377     DEFB @CID
378     ENDM
379 ; MACRO CALL FROM DONT TABLE
380 END  EQU @CCH
381 MC  MACR @A, @B, @E
382     DEFB @A+@CCH
383     DEFW @B
384     IF @E
385     DEFB @E
386     ENDF
387     ENDM
388 ; REAL CALL FROM DONT TABLE
389 RC  MACR @A, @B, @E
390     DEFB @A+40H
391     DEFW @B
392     IF @E
393     DEFB @E
394     ENDF
395     ENDM
396 ; REAL JUMP FROM DONT TABLE
397 JMP  MACR @A, @B, @E
398     DEFB @A
399     DEFW @B
400     IF @E
401     DEFB @E
402     ENDF
403     ENDM
404 ; DISPLAY A STRING
405 TEXT  MACR @A, @B, @C, @D
406     DEFB STRING+1
407     DEFB @B
408     DEFB @C
409     DEFB @D
410     DEFW @A
411     ENDM

```

200000

```

413 ; *****
414 ; MUSIC MACROS
415 ; NOTE DURATION, FREQ(S)
416 NOTE1 MACR #DUR, #N1
417       DEFB #DUR*7FH
418       DEFB #N1
419       ENDM
420 NOTE2 MACR #DUR, #N1, #N2
421       DEFB #DUR*7FH
422       DEFB #N1
423       DEFB #N2
424       ENDM
425 NOTE3 MACR #DUR, #N1, #N2, #N3
426       DEFB #DUR
427       DEFB #N1
428       DEFB #N2
429       DEFB #N3
430       ENDM
431 NOTE4 MACR #DUR, #N1, #N2, #N3, #N4
432       DEFB #DUR
433       DEFB #N1
434       DEFB #N2
435       DEFB #N3
436       DEFB #N4
437       ENDM
438 NOTE5 MACR #DUR, #N1, #N2, #N3, #N4, #N5
439       DEFB #DUR
440       DEFB #N1
441       DEFB #N2
442       DEFB #N3
443       DEFB #N4
444       DEFB #N5
445       ENDM
446 MASTER MACR #OFF-SET
447       DEFB #OFF
448       DEFB #OFF-SET
449       ENDM
450 ; STUFF OUTPUT PORTS, DATA OR
451 ; OUTPUT SNDX, DATA0, D13, . . . , DATA7
452 OUTPUT MACR #PORT, #D0, #D1, #D2, #D3, #D4, #D5, #D6, #D7
453       IF .NOT. (#PORT=180)
454       DEFB #OFF+(#PORT*7FH)
455       DEFB #D0
456       ENDF
457       IF #PORT=180
458       DEFB #OFF
459       DEFB #D7, #D6, #D5, #D4, #D3, #D2, #D1, #D0
460       ENDF
461       ENDM
462 ; SET VOICE BYTE
463 ; THE FORMAT OF THE VOICE BYTE IS
464 ; *1***1***1*(C*V*H)*
465 ; WHERE N = LOAD NOISE WITH DATA AT PC AND INC PC
466 ; V = LOAD VIBRATO AND INC PC
467 ; I = INC PC
468 ; A,B,C = LOAD TONE A,B,C WITH DATA AT PC
469 VOICES MACR #MASK
470       DEFB #OFF
471       DEFB #MASK

```

```

472      ENDM
473 ; PUSH NUMBER ONTO STACK
474 PUSHN   MACR #NUMB
475      DEFB @R0H+((#NUMB-1).AND.@FH)
476      ENDM
477 ; SET VOLUMES
478 VOLUME  MACR #VOL, #MC
479      DEFB @R0H
480      DEFB @R1
481      DEFB @MC
482      ENDM
483 ; CALC. RELATIVE 0-15 BEYOND SELF+1.
484 REL     MACR #RY
485      DEFB @R0H+(@RY.AND.@FH)
486      ENDM
487 ; DEC STACK TOP AND JNZ
488 DSJNZ   MACR #RND
489      DEFB @R0H
490      DEFB @RND
491      ENDM
492 ; FLIP LEGATO STACATO
493 LEGSTA  MACR
494      DEFB @R0H
495      ENDM
496 RST     MACR #TIME
497      DEFB @R1H
498      DEFB @TIME
499      ENDM
500 QUIET   MACR
501      DEFB @R0H
502      ENDM
503 ; *****
504 ; * MUSIC ROUTES *
505 ; *****
506 ; NOTE VALUES

```

```

>004D 507 G#   EQU 25<
>004E 508 G#0  EQU 2<8
>004F 509 A0   EQU 2<5
>0050 510 A#0  EQU 2<2
>0051 511 B0   EQU 2<0
>0052 512 C1   EQU 1<8
>0053 513 C#1  EQU 1<7
>0054 514 D1   EQU 1<6
>0055 515 D#1  EQU 1<5
>0056 516 E1   EQU 1<4
>0057 517 F1   EQU 1<3
>0058 518 F#1  EQU 1<2
>0059 519 G1   EQU 1<2
>005A 520 G#1  EQU 1<1
>005B 521 A1   EQU 1<1
>005C 522 A#1  EQU 1<0
>005D 523 B1   EQU 1<0
>005E 524 C2   EQU 9<
>005F 525 C#2  EQU 8<
>0060 526 D2   EQU 8<
>0061 527 D#2  EQU 7<
>0062 528 E2   EQU 7<
>0063 529 F2   EQU 7<
>0064 530 F#2  EQU 6<

```

```

      80
>003F 531 G2 EQU 62
>0038 532 GS2 EQU 59
>0037 533 R2 EQU 55
>0034 534 RS2 EQU 52
>0031 535 R2 EQU 49
>002F 536 C3 EQU 46
>002C 537 CS3 EQU 44
>0029 538 D3 EQU 41
>0027 539 DS3 EQU 39
>0025 540 E3 EQU 37
>0022 541 F3 EQU 34
>0020 542 FS3 EQU 32
>001F 543 G3 EQU 31
>001D 544 GS3 EQU 29
>001B 545 R3 EQU 27
>001A 546 RS3 EQU 26
>0018 547 R3 EQU 24
>0017 548 C4 EQU 23
>0015 549 CS4 EQU 21
>0014 550 D4 EQU 20
>0013 551 DS4 EQU 19
>0012 552 E4 EQU 18
>0011 553 F4 EQU 17
>0010 554 FS4 EQU 16
>000F 555 G4 EQU 15
>000E 556 GS4 EQU 14
>000D 557 R4 EQU 13
>000C 558 C5 EQU 11
>000B 559 CS5 EQU 10
>0009 560 DS5 EQU 9
>0008 561 F5 EQU 8
>0007 562 G5 EQU 7
>0006 563 H5 EQU 6
>0005 564 C6 EQU 5
>0004 565 DS6 EQU 4
>0003 566 G6 EQU 3
>0002 567 C7 EQU 2
>0001 568 G7 EQU 1
>0000 569 G8 EQU 0
      570 ; MASTER OSCILLATOR OFFSETS
>00F1 571 OF0 EQU 254
>00F3 572 OF1 EQU 243
>00F4 573 OF2 EQU 234
>00F4 574 OF3 EQU 191
>00F4 575 OF4 EQU 180
>00F0 576 OF5 EQU 160
>00F0 577 OF6 EQU 143
>0047 578 OF2 EQU 71
>0023 579 OF3 EQU 35
>0011 580 OF4 EQU 17
>0000 581 OF5 EQU 8
582 ; *****
583 ; * SYSTEM HALF (ORG) MEMORY CELLS *
584 ; *****
>0FFF 586 ORINHL EQU 0FFFH
>0FFF 587 MASTER EQU ORINHL ; ** LOU HARKS CLEAN AND WHOLESOME TAG **
588 ;
589 ; THE FOLLOWING ORG SHOULD BE SET TO THE VALUE OF

```

```

590 ; THE TAG 'SYSTEM', THIS WILL CHOSE SYSTEM RAM
591 ; TO RESIDE AT THE HIGHEST POSSIBLE ADDRESS
592 ;
593 ORG 4FC8H
4FC8 594 DEFS 6 ; GOT SOME LEFT STILL
>4FCE 595 BEGINN EQU $
596 ; USED BY MUSIC PROCESSOR
4FCE 597 MUZPC: DEFS 2 ; MUSIC PROGRAM COUNTER
4FD0 598 MUZSP: DEFS 2 ; MUSIC STACK POINTER
4FD2 599 PVOLAB: DEFS 1 ; PRESET VOLUME FOR TONES A AND B
4FD3 600 PVOLMC: DEFS 1 ; PRESET VOLUME FOR MASTER OSC AND TONE C
4FD4 601 VOICES: DEFS 1 ; MUSIC VOICES
602 ; COUNTER TIMERS (USED BY DECCS,ACTING,CTIMER)
4FD5 603 CT0: DEFS 1 ; COUNTER TIMER 0
4FD6 604 CT1: DEFS 1 ; 1
4FD7 605 CT2: DEFS 1 ; 2
4FD8 606 CT3: DEFS 1 ; 3
4FD9 607 CT4: DEFS 1 ; 4
4FDA 608 CT5: DEFS 1 ; 5
4FDB 609 CT6: DEFS 1 ; 6
4FDC 610 CT7: DEFS 1 ; 7
611 ; USED BY SENTRY TO TRACK CONTROLS
4FDD 612 CUNT: DEFS 1 ; COUNTER UPDATE/NUMBER TRACKING
4FDE 613 SEM145: DEFS 1 ; FLAG BITS
4FDF 614 OP0T0: DEFS 1 ; POT 0 TRACKING
4FE0 615 OP0T1: DEFS 1 ; POT 1 TRACKING
4FE1 616 OP0T2: DEFS 1 ; POT 2 TRACKING
4FE2 617 OP0T3: DEFS 1 ; POT 3 TRACKING
4FE3 618 KEYSEX: DEFS 1 ; KEYBOARD TRACKING BYTE
4FE4 619 OSW0: DEFS 1 ; SWITCH 0 TRACKING
4FE5 620 OSW1: DEFS 1 ; SWITCH 1 TRACKING
4FE6 621 OSW2: DEFS 1 ; SWITCH 2 TRACKING
4FE7 622 OSW3: DEFS 1 ; SWITCH 3 TRACKING
4FE8 623 COLLS1: DEFS 2 ; COLOR LIST ADDRESS FOR P. B. AND TIMEOUT
624 ; USED BY STIMER
4FE9 625 DURAT: DEFS 1 ; NOTE DURATION
4FEA 626 THR64: DEFS 1 ; SIXTIETHS OF SEC
4FEB 627 TIMEOUT: DEFS 1 ; BLANKOUT TIMER
4FEC 628 G1SECS: DEFS 1 ; GAME TIME SECONDS
4FED 629 G1MINS: DEFS 1 ; GAME TIME MINUTES
630 ; USED BY MENU
4FEE 631 RANSH1: DEFS 4 ; RANDOM NUMBER SHIFT REGISTER
4FEF 632 NUMPLY: DEFS 1 ; NUMBER OF PLAYERS
4FF0 633 ENMSCR: DEFS 3 ; SCORE TO 'PLAY TO'
4FF1 634 NRLOCK: DEFS 1 ; MAGIC REGISTER LOCK (ON FLAG)
4FF2 635 GSTATE: DEFS 1 ; GAME STATE BYTE
4FF3 636 PRIOR: DEFS 1 ; MUSIC PROTECT FLAG
4FF4 637 SENSEG: DEFS 1 ; SENTRY CONTROL SEIZURE FLAG
4FF5 638 UNKGL: DEFS 2
4FFD 639 USPRTR: DEFS 2
>4FCF 640 SYSTEM EQU (5000H-(4+4*(RAM+1)))

642 LIST 5
643 ; *****
644 ; * HVGEYS *
645 ; *****
646 ; ** MODIFIED TO CORRECT CALCULATOR BUG AND ASTERISK
647 ; ** AND INCOR AND CLRRM BUGS

```



```

00008 649 PFUG EQU 00H ; POT FUDGE FACTOR
0000E 650 GFSTRT EQU 170FH ; GUN FIGHT START ADDRESS
00012 651 CHSTRT EQU 1320H ; CHECKMATE START ADDRESS
00018 652 CALCST EQU 1020H ; CALCULATOR START ADDRESS
00019 653 SCBST EQU 0E19H ; SCRIBBLING START ADDRESS

655 ; *****
656 ; * POWER UP RESTART *
657 ; *****

658 ORG 0
0000 00 659 NOP ; WAIT FOR THINGS TO SETTLE DOWN
0001 F3 660 DI
0002 AF 661 XOR A
0003 D300 662 OUT (CONCH),A ; *** SET CONSUMER MODE ***
0005 C36100 663 JP PMKUP

665 ORG 8
666 ; TRANSFER CONTROL TO RESTART HANDLER
0008 C30720 667 JP 2007H ; VECTOR OUT

0008 10 669 NUMRES: DEFB 10H
000C 30 670 DEFB 30H
000D 10 671 DEFB 10H
000E 20 672 DEFB 20H

674 ORG 16
0010 C30A20 675 JP 200AH ; RESTART 2
0012 06 676 MENUCL: DEFB 06H ; MENU COLORS
0014 FB 677 DEFB 0FH
0015 07 678 DEFB 07H
0016 52 679 DEFB 50H

681 ORG 24
0018 C30D20 682 JP 2000H ; RESTART 3

684 ; NAME: PAUSE
685 ; PURPOSE: HALT # OF INTERRUPTS
686 ; INPUT: R = # OF INTERRUPTS
001B FB 687 PAUSE: EI
001C 76 688 HALT
001D 10FD 689 DJNZ -1.
001F C9 690 RET

692 ORG 32
0020 C31020 693 JP 2010H ; RESTART 4

695 ; NAME: SET WORD
696 ; (HL)=DE
0023 73 697 MSETW: LD (HL),E
0024 23 698 INC HL
0025 72 699 LD (HL),D
0026 C9 700 RET

702 ORG 40
0028 C31320 703 JP 2013H ; RESTART 5

002F 210000 705 CONCL: LD HL,0 ; ZERO OUT HL
002E C9 706 RET

708 ORG 48
0030 C31620 709 JP 2016H ; RESTART 6

0033 00 711 CKSUM: DEFB 0 ; CHECKSUM

```

```

0034 6601 713  ITRB:  DEFB MACTIN      ; INTERRUPT TRANSFER
0036 01    714      DEFB 1        ; ** SYSTEM REVISION LEVEL

716      ORG 56
717      ; NAME:      USER PROGRAM INTERFACE
718      ; PURPOSE:   TRANSFER OF CONTROL FROM USER TO SYSTEM
719      ; INPUT:     ROUTINE # FOLLOWING THE AFTER RST INSTR.
720      ;           IF L.O. BIT SET, LOAD ARGUMENTS IN LINE FOLLOWING CALL
721      ; OUTPUT:    NONE
722      ; STACK USE:  18 BYTES TOTAL, 16 BYTES ON EXIT
723      ; SIDE EFFECTS: REGISTERS BF, BC, DE, HL, IX, AND OLD IV SAVED
724      ; EXPLANATION:
725      ; REGISTERS BF, BC, DE, HL, IX, AND PREVIOUS IV ARE PUSHED
726      ; THE NUMBER FOLLOWING THE RST 56 INSTRUCTION IS USED TO
727      ; INDEX A JUMP VECTOR GIVING THE STARTING ADDRESS OF THE
728      ; SYSTEM ROUTINE TO CALL. IF (OPTIONS), THE ARGUMENTS
729      ; ARE COPIED INTO THE CONTEXT AREA FOR ARGUMENT ORDERING
730      ; SEE INTERPRETER DOCUMENTATION AND APPROP. TABLES
731      ; A DUMMY RETURN IS INSERTED WHICH, WHEN RETURNED TO BY THE
732      ; SYSTEM ROUTINE, WILL RESTORE THE REGISTER CONTENTS AND
733      ; RETURN TO THE USER PROGRAM
734      ;
735      ; *** THE UPI HAS BEEN EXTENDED TO SUPPORT USER SUPPLIED
736      ; ROUTINES. IF THE CALL INDEX PROVIDED IS NEGATIVE
737      ; THEN THE USERS DISPATCH TABLE POINTER (USERTB) IS USED.
738      ; NOTE THAT THE SIGN BIT ISN'T ZAPPED BEFORE BEING
739      ; USED AS AN INDEX. THIS MEANS THAT THE USERS DISPATCH
740      ; TABLE POINTER SHOULD POINT 128 BYTES BEFORE THE FIRST ENTRY.

0038 E3    741      EX (SP),HL      ; RETURN ADDRESS TO HL
0039 F5    742      PUSH BF        ; CREATE CONTEXT
003A 05    743      PUSH BC
003B 05    744      PUSH DE
003C 05    745      PUSH IX
003E 05    746      PUSH IV
0040 FD210000 747      LD IV,0        ; POINT IV AT CONTEXT
0044 FD39    748      ADD IV,SP
0046 7E    749      LD A,(HL)      ; LOAD OPCODE
0047 23    750      INC HL
0048 117A02   751      LD DE,RETN      ; DE = RETURN POINT
004B 1F    752      RSH            ; SLICK WANTED?
004C 3836    753      JR C,MINT0-$    ; JUMP IF YES
004F F5    754  INTPE: PUSH HL      ; SAVE PC
004F D5    755      PUSH DE        ; SAVE DUMMY RETURN
0050 210000 756      LD HL,SYSOP1
0053 07    757      RLC A
0054 5F    758      LD E,A
0055 1600    759      LD D,0
0057 17    760      RLA            ; USER TABLE WANTED?
0058 3003    761      JR NC,PUSH1-$
005A 24FD4F 762      LD HL,(USERTB) ; YES - LOAD IT
005D 19    763  PUSH1: ADD HL,DE
005F 5E    764      LD E,(HL)
005F 23    765      INC HL
0060 56    766      LD D,(HL)
0061 D5    767      PUSH DE
0062 FD0600 768      LD H,(IV+CRH)
0065 FD0E00 769      LD L,(IV+CHL)
0068 FD5603 770  REID: LD D,(IV+CB1XH)
006A FD5F02 771      LD E,(IV+CB1XL)

```

```

006E D5      772      PUSH DE
006F D0E1     773      POP  IX
0071 FD7E09   774      LD   R0, (1Y+CBA)
0074 FD5605   775  DELD0: LD   D, (1Y+CHD)
0077 FD5E04   776      LD   E, (1Y+CHE)
007A C9       777      RET              ; CALL VIA RETURN

779 ; NAME:      MACRO INTERPRETER
780 ; PURPOSE:    INTERPRETING SEQUENCES OF SYSTEM CALLS
781 ; INPUT:      ADDRESS OF STRING TO INTERPRET PASSED ON STACK
782 ; STACK USE:  NO INCREASE IN DEPTH
783 ; EXPLANATION: IF OPTIONED (BIT 0 OF CALL INDEX SET) THE
784 ; ARGUMENT TABLE (UMARGT) IS INDEXED GIVING A MASK WHICH
785 ; SPECIFIES HOW TO TRANSFER INLINE ARGUMENTS INTO THE CONTEXT
786 ; BLOCK. THIS MASK IS FORMATED AS FOLLOWS:
787 ;
788 ;
789 ; *****
790 ; * 7 * 6 * 5 * 4 * 3 * 2 * 1 * 0 *
791 ; *****
792 ; * H * L * A * IX * B * C * D * E *
793 ; *****
794 ; ARGUMENTS MUST FOLLOW THE CALL INDEX IN THE FOLLOWING ORDER
795 ; (OMITTING UNUSED ARGUMENTS, OF COURSE)
796 ; (INDEX), IXL, IXH, E, D, C, B, R, L, H
797 ;
798 ; THE SIMULATED PC IS SAVED AND A DUMMY RETURN IS
799 ; INSERTED ON THE STACK. THE UPI DISPATCHING ROUTINE IS
800 ; THEN ENTERED AT 'INTPE', WHICH EFFECTS A CONTROL TRANSFER
801 ; TO THE CALLED ROUTINE. WHEN THE CALLED ROUTINE RETURNS
802 ; IT WILL COME BACK HERE TO INTERPRET THE NEXT MACRO INSTRUCTION
803 ; NOTE THAT THIS ROUTINE IS REENTRANT, THEREFORE THE CALLED
804 ; ROUTINE MAY RECUR BACK THRU HERE, IF IT FEELS LIKE IT.
805 ; ** THE UPI HAS BEEN EXTENDED TO SUPPORT USER PROVIDED
806 ; SYSTEM ROUTINES. IF A NEGATIVE CALL INDEX IS ENCOUNTERED
807 ; BY THE INTERPRETER, AND 'SUCK INLINE' IS OPTIONED, THE
808 ; USER MACRO ROUTINE ARGUMENT TABLE IS INDEXED FOR A
809 ; PARAMETER MASK. THE ADDRESS OF THIS TABLE IS ASSUMED
810 ; TO BE IN (UMARGT), (UMARGT+1). THIS POINTER SHOULD
811 ; POINT 64 BYTES BEFORE THE FIRST REAL ENTRY.
812 ; I.E. LD   HL, USERMT-64 ; WHERE USERMT POINTS AT FIRST ENTRY
813 ; LD   (UMARGT), HL
007B D1      814  MINTPC: POP  DE              ; DISCARD DUMMY RETURN FROM UPI
007C         815  RENTER:
007C F3      816      POP  HL              ; POP OFF PC

818 ; NAME:  MCHL
819 ; PURPOSE:  CALL INTERPRETER SUBROUTINE
820 ; INPUT:    HL = ROUTINE ADDRESS
821 ; NOTES:    ROUTINE MAY BE CALLED FROM MACHINE LANGUAGE OR
822 ;           ANOTHER INTERPRETED SEQUENCE
823 ;           STACK DEPTH INCREASED BY 4 BY CALL
007D 7E      824  MCHL: LD   R0, (HL)          ; GET OFC004
007E 23      825      INC  HL
007F C83F     826      SKI  A
0081 337C00   827      LD   D, RENTER        ; LOAD INTERPRETER DUMMY RETURN
0084 D5       828  MINT0: PUSH D+          ; SAVE DUMMY RETURN
0085 2F       829      LD   C, H              ; INDEX TO C

```

```

0080 7112 830 JR NZ,MINT2-$ ; JUMP IF NO LOAD WANTED
0081 FB 831 EX DE,HL
0082 0600 832 LD B,0
0083 214000 833 LD HL,MARK0 ; LOAD SYSTEM ARG TABLE
0084 CB77 834 BIT 6,B ; USE USER TABLE?
0085 2800 835 JR Z,MINT3-$ ; JUMP IF NO
0086 28FBF 836 LD HL,(MARK0)
0087 09 837 MINT3: ADD HL,BC ; INDEX TABLE
0088 46 838 LD B,(HL)
0089 CD0000 839 CALL MSUCK ; CALL SUCK ROUTINE
0090 D1 840 MINT2: POP DE ; DUMMY RETURN TO DE, HL = PC
0091 79 841 LD B,C ; GET CALL INDEX BACK
0092 FD4607 842 LD B,(1Y+CB) ; RESTORE CLEARED REGISTERS
0093 FD4E06 843 LD C,(1Y+CB)
0094 18FF 844 JR INTPE-$ ; JOIN NORMAL UPI DISPATCH SEQUENCE

846 ; NAME: SUCK INLINE ARGUMENTS
847 ; PURPOSE: TRANSFER OF INLINE ARGS INTO CONTEXT BLOCK
848 ; INPUT: B = ARG LOAD MASK (SEE INTERPRETER COMMENTS)
849 ; OUTPUT: HL = UPDATED PC
850 ; EXPLANATION: THIS ROUTINE IMPLEMENTS A MACRO LOAD INSTRUCTION
851 ; IT IS USED BY THE INTERPRETER AS WELL. A ONE BIT IN THE
852 ; INLINE LOAD MASK MEANS TRANSFER THE NEXT INLINE BYTE INTO THE CB
853 ; A ZERO BIT MEANS 'ADVANCE CONTEXT BLOCK POINTER'
854 ; TWO ENTRY POINTS ARE DEFINED, ONE FOR THE SUCK MACRO INSTRUCTION
855 ; THE OTHER FOR THE INTERPRETER TO USE
856 ; SUCK MACRO ENTRY:
0095 E1 857 MSUCK: POP HL ; RETURN ADDRESS TO HL
0096 D1 858 POP DE ; POP OFF PC
859 ; *** BYTE SAVING TRICK *** REPLACE WITH LD HL,REENTRY IF THINGS CHANGE
0097 E5 860 INC HL ; ADVANCE TO REENTRY (MINT0)
861 PUSH HL
862 ; FALL INTO ...
0098 CB00 863 MSUCK1: BIT 4,B ; IX LOAD WANTED?
0099 2800 864 JR Z,MSUCK2-$ ; MSUCK2 IF NOT
00A0 1A 865 LD A,(DE)
00A1 13 866 INC DE
00A2 FD7702 867 LD (1Y+CB1X),A
00A3 1A 868 LD A,(DE)
00A4 13 869 INC DE
00A5 FD7703 870 LD (1Y+CB1XH),A
00A6 FDE5 871 MSUCK2: PUSH 1Y ; LET HL = 1Y
00A7 E1 872 POP HL
00A8 23 873 INC HL ; + 4
00A9 23 874 INC HL
00AA 23 875 INC HL
00AB 23 876 INC HL
00AC CB00 877 RES 4,B ; KILL IX BIT
878 ; THE FOLLOWING SUCK IN LOOP
00AD CB00 879 MSUCK3: SET B
00AE 2800 880 JR NZ,MSUCK4-$ ; MSUCK3 IF NOT THIS TIME
00AF 1A 881 LD A,(DE) ; GET INLINE BYTE
00B0 13 882 INC DE
00B1 77 883 LD (HL),A ; STUFF INTO CB
00B2 23 884 MSUCK4: INC HL ; BUMP CB POINTER
885 ; ** THIS CODE ASSUMES THAT STATUS OF 'SET' IS PRESERVED
00B3 2806 886 JR NZ,MSUCK4-$ ; JUMP BACK IF NOT TO DO
00B4 FB 887 EX DE,HL ; HL = PC
00B5 19 888 RET ; THEN OUT

```

```

0890 ; *****
0891 ; * I/O ROUTINE ADDRESS TABLE *
0892 ; *****
0893 SYSOP1: DEFW MINTPC
0894         DEFW MXINTC
0895         DEFW MKCALL
0896         DEFW MKCALL
0897         DEFW MKSET
0898         DEFW MKJUMP
0899         DEFW MSUCK
0900         DEFW MACTIN
0901         DEFW TIMEV
0902         DEFW MUZSET
0903         DEFW MUZSTP
0904         DEFW MSETUP
0905         DEFW MCOLOR
0906         DEFW MFILL
0907         DEFW MPRINT
0908         DEFW MVARIT
0909         DEFW MKRITK
0910         DEFW MKRITP
0911         DEFW MKRIT
0912         DEFW MKRITA
0913         DEFW MKELAN
0914         DEFW MKELAN
0915         DEFW MSAVE
0916         DEFW MREST
0917         DEFW MSCROL
0918         DEFW DISPCN
0919         DEFW STRNEW
0920         DEFW MCDISP
0921         DEFW MKELAN
0922         DEFW MKELAL ; KELLAR
0923         DEFW MVECTC
0924         DEFW MVECT
0925         DEFW MKCTAS
0926         DEFW MENTRY ; SENTRY
0927         DEFW MEXIT ; DOLT
0928         DEFW MEXITK
0929         DEFW MP12HK ; P12HK
0930         DEFW MMENU
0931         DEFW MGETP
0932         DEFW MGETN
0933         DEFW MPAUSE ; PAUSE
0934         DEFW MDTSTT ; DISPLAY TIME
0935         DEFW MINCSC ; INC SCORE
0936         DEFW INDNTR ; INDEXN
0937         DEFW PUTNTR ; STOREN
0938         DEFW MINDA ; INDEXN
0939         DEFW MINDB ; INDEXB
0940         DEFW MOVE ; MOVE
0941         DEFW MSHRTU
0942         DEFW MSHRD
0943         DEFW MDSB
0944         DEFW MDM
0945         DEFW MDMV
0946         DEFW MDCS
0947         DEFW MDCNG
0948         DEFW MSHRD

```

0134 2903	949	DEFB SDSMG	
013D 5603	950	DEFB SDRBS	
013F 4C03	951	DEFB SNGT	
0141 7F03	952	DEFB MRANGE	
0143 410C	953	DEFB NGUIT	
0145 6C03	954	DEFB MSETB	
0147 2300	955	DEFB MSETW	
0149 4002	956	DEFB MMTD	
	958	; MACRO ROUTINES ARGUMENT MASK TABLE	
	959	; FORMAT:	
	960	; *****	
	961	; * 7 * 6 * 5 * 4 * 3 * 2 * 1 * 0 *	
	962	; *****	
	963	; * H * L * A * IX * B * C * D * E *	
	964	; *****	
	965	; ARGUMENTS MUST FOLLOW THE CALL INDEX IN THE FOLLOWING ORDER	
	966	; (OMITTING UNUSED ARGUMENTS, OF COURSE)	
	967	; (INDEX), IXL, IXH, E, D, C, B, A, L, H	
014B 00	968	MRFRGT: DEFB 0	; INTPC
014C 00	969	DEFB 0	; XINTC
014D 00	970	DEFB 11000000H	; KCALL
014E 00	971	DEFB 11000000H	; MCALL
014F 00	972	DEFB 0	; MKET
0150 00	973	DEFB 11000000H	; MJUMP
0151 00	974	DEFB 00001000H	; SUCK
0152 00	975	DEFB 0	; ACTINT
0153 04	976	DEFB 00000100H	; DECCTS
0154 F0	977	DEFB 11110000H	; EMUSIC
0155 00	978	DEFB 0	; EMUSIC
0156 20	979	DEFB 00001000H	; SETOUT
0157 00	980	DEFB 11000000H	; COLSET
0158 2F	981	DEFB 00001111H	; FILL
0159 2F	982	DEFB 00001111H	; RECTAN
015A D0	983	DEFB 11010000H	; VWRTR
015B E3	984	DEFB 11100011H	; WRTR
015C E3	985	DEFB 11100011H	; WRTP
015D FF	986	DEFB 11101111H	; WRIT
015E FF	987	DEFB 11101111H	; WRIT
015F 13	988	DEFB 00000011H	; VELANK
0160 0B	989	DEFB 11000011H	; PLANK
0161 0F	990	DEFB 11001111H	; SAVE
0162 03	991	DEFB 11000011H	; RESTORE
0163 0F	992	DEFB 11001111H	; SCROLL
0164 77	993	DEFB 00000111H	; NEW DISCR
0165 07	994	DEFB 11000111H	; NEW DISSTR
0166 0F	995	DEFB 11001111H	; DISNUM
0167 20	996	DEFB 00000000H	; RETABS
0168 20	997	DEFB 00000000H	; RETABS
0169 14	998	DEFB 11010000H	; VECTC
016A D0	999	DEFB 11010000H	; VECT
016B 00	1000	DEFB 0	; KCTASC
016C 03	1001	DEFB 00000001H	; SENTRY
016D 00	1002	DEFB 11000000H	; DOUT
016E 00	1003	DEFB 11000000H	; DOUTB
016F 00	1004	DEFB 0	; PIZARR
0170 03	1005	DEFB 11000001H	; MENU
0171 FC	1006	DEFB 11101100H	; GET PARAMETER
0172 0F	1007	DEFB 11000111H	; GET NUMBER

```

0173 00 1008 DEFB 00000000 ; PAUSE
0174 07 1009 DEFB 0000011B ; DISTIM
0175 08 1010 DEFB 11000000H ; INCSR
0176 08 1011 DEFB 11000000H ; INDEXN
0177 08 1012 DEFB 11000000H ; STOREN
0178 08 1013 DEFB 11000000H ; INDEXN
0179 08 1014 DEFB 11000000H ; INDEXR
017A 0F 1015 DEFB 11001111H ; MOVE
017B 08 1016 DEFB 11001000H ; SHIFTO
017C 08 1017 DEFB 11001011H ; ECODD
017D 08 1018 DEFB 11001011H ; ECOSUB
017E 08 1019 DEFB 11001011H ; ECDIV
017F 08 1020 DEFB 11001011H ; ECDIV
0180 08 1021 DEFB 11001000H ; ECDCHS
0181 00 1022 DEFB 00001011H ; ECDNEG
0182 08 1023 DEFB 11001011H ; DADD
0183 00 1024 DEFB 00001011H ; DSHG
0184 00 1025 DEFB 00001011H ; DRES
0185 08 1026 DEFB 11001000H ; NEG
0186 20 1027 DEFB 00100000H ; RANGED
0187 00 1028 DEFB 00000000H ; QUIT
0188 00 1029 DEFB 11100000H ; SET BYTE
0189 03 1030 DEFB 11000011H ; SET WORD
018A 07 1031 DEFB 11000111H ; MASK TO DELTAS

1033 ; INTERRUPT ROUTINE FOR EVERYBODY
1034 ; WHO DOESN'T WANT TO WRITE THEIR OWN
1035 ; DOES 4 60TH SEC COUNTERS IN CIO-3
018B F3 1036 MACINT: DJ ; MAKE DAMN SURE WE IS OFF
018C F5 1037 PUSH AF
018D 05 1038 PUSH EC
018E 05 1039 PUSH DE
018F F5 1040 PUSH HL
0190 F05E 1041 JM ?
0192 3E00 1042 LD A,1700.SHR,8
0194 F047 1043 LD J,A
0196 3E08 1044 LD A,200
0198 D304 1045 OUT (INLN),A
019A 3E34 1046 LD A,170000FFH
019C D300 1047 OUT (INPR),A
019E 070000 1048 CHL TIMEZ ; UPDATE TIMEOUT, MUSIC AND SECONDS
01A1 0E04 1049 LD C,04H ; USE CIO-3
01A3 0D7F04 1050 CHL TIMEY ; DEC CIO-3
01A5 F1 1051 POP HL
01A7 D1 1052 POP DE
01A9 01 1053 POP EC
01AB F1 1054 POP AF
01AD FB 1055 EJ
01AF 09 1056 RET

1058 ; ROUTINE: SENTRY
1059 ; PURPOSE: TO WAIT FOR CHANGE OF PROGRAM STATUS
1060 ; IN EITHER THE PORTS OR THE TIMER-COUNTERS.
1061 ; IN ADDITION IT CHECKS TIMEOUT FOR LONG PERIODS OF IN-
1062 ; ACTIVITY.
1063 ; ** IS VECTOR OUT FLAG SET?
01AC 3E00FF 1064 SENTRY: LD A,(SENFLG)
01AF FF00 1065 CP 0000H
01B1 0F1920 1066 JP Z,2019H ; YES - JUMP OUT
01B4 3E0C4F 1067 LD A,(TIMEOUT) ; CHECK IF TIME TO BLAOUT

```

107

```

0187 B7      1068      OR    A
0188 282B    1069      JR    NZ, TTEST-4
0189 AF      1070      MP12BK: XOR  A          ; TIME TO SHUT DOWN
018B F3      1071      DI
018C D315    1072      OUT  (VOLC), A      ; TURN OFF SOUNDS
018E D316    1073      OUT  (VOLAB), A
01C0 010088  1074      LD    BC, COLRX+8*256
01C3 ED79    1075      OUT  (C), A          ; PRINT IT BLACK
01C5 10FC    1076      DJNZ -2
01C7 111402  1077      PALP: LD    DE, AKEYS
01C9 CDF40C  1078      CALL FINDL3      ; CALL STORE DE INTO CONTEXT ROUTINE
01CB CDE501  1079      CALL TTEST      ; WAIT FOR SOMETHING TO HAPPEN
01D0 3C      1080      INC  A
01D1 20E7    1081      JR    NZ, MP12BK-4
01D3 FD3680  1082      LD    (1Y+CBA), 0
01D7 FB      1083      EI
01D8 2AF0AF  1084      LD    HL, (COLLST) ; GET SAVED COLORS
01DA 22E0AF  1085      NCOLOR: LD  (COLLST), HL ; SAVE COLORS FOR FUTURE
01DE 010088  1086      LD    BC, 800H+COLRX
01E1 EDE3    1087      OTIR          ; RESET THE COLORS
01E3 AF      1088      XOR  A
01E4 C9      1089      RET
01E5 CDE0A3  1090      TTEST: CALL TTRCH
01E8 FD7709  1091      LD    (1Y+CBA), A
01EA FD70A7  1092      LD    (1Y+CBA), A
01EE FE13    1093      CP    SKYD
01F0 D8      1094      RET  C
01F1 FE1C    1095      CP    POT0
01F3 D8      1096      RET  NC
01F4 3EFF    1097      LD    HL, AF+H
01F6 72E0AF  1098      LD    (1Y+MOD), A
01F9 C9      1099      RET

01FA C4FD    1101      CHCAL: DEFB SCHL
01FC D000    1102      DEFB PNCALC
01FE 2010    1103      DEFB CHLCST      ; START OF CALCULATOR

1105      ; SYSTEM ROUTINES JUMP VECTOR
1106      ORG 200H
0200 C3A004  1107      JP    TIME2      ; DO TIMER & MUSIC
0203 C37004  1108      JP    TIMEX      ; DECTMR

0206 20      1110      SYSTEM: DEFB 20H
0207 00      1111      DEFB 8
0208 00      1112      DEFB 8
0209 01      1113      DEFB 1
020A 07      1114      DEFB 7
020B E408    1115      DEFW LRGCHR

020D A0      1117      SMLENT: DEFB 0A0H
020E 04      1118      DEFB 4
020F 06      1119      DEFB 6
0210 01      1120      DEFB 1
0211 05      1121      DEFB 5
0212 B40A    1122      DEFW SMLECHR

1124      ; ALLKEYS MASK
0214 3F      1125      AKEYS: DEFB 3FH
0215 3F      1126      DEFB 3FH

```



```

0216 3F 1127 DEFH 3FH
0217 3F 1128 DEFH 3FH

1130 ; HEAD OF UNKOPRD MENU
0218 FE0D 1131 GUNLNK: DEFN CML
021A C90D 1132 DEFH PMSF
021C DE17 1133 DEFH GFSTR1
021E 4D415829 1134 DEFH 'MAX SCORE'
0227 00 1135 DEFH 0
0229 23204F46 1136 DEFH 'N OF PLAYERS'
0234 00 1137 DEFH 0
0235 23204F46 1138 DEFH 'N OF GAMES'
023F 00 1139 DEFH 0

1141 ; NAME: CONVERT MASK TO DELTAS
1142 ; INPUT: H = JOYSTICK MASK
1143 ; C = FLOP STATUS (MR FLOP BIT SET IF FLOP WANTED)
1144 ; DE = X POSITIVE DELTA
1145 ; HL = Y POSITIVE DELTA
0240 CD5602 1146 MMTD: CALL CONCL ; HANDLE Y
0243 EB 1147 EX DE,HL
0244 C971 1148 BIT MFLOP,C ; FLOP SET?
0246 2807 1149 JR Z,MMTD2-4 ; YES - DO IT
0248 78 1150 LD A,B ; NO - GET MASK
0249 E603 1151 AND 3
024B 2801 1152 JR Z,MMTD1-4
024D 2F 1153 CPL ; INVERT IF NOT ZERO
024E 47 1154 MMTD1: LD B,A
024F CD5602 1155 MMTD2: CALL CONCL ; PROCESS X
0252 EB 1156 EX DE,HL
0253 C34800 1157 JP STLDE ; STORE HL,DE AND QUIT

1159 ; SUBROUTINE TO CONDITIONALLY COMPLEMENT OR ZERO HL
0256 C900 1160 CONCL: RRC B
0258 300A 1161 JR NC,CONCL-4 ; JUMP IF NOT UP
025A 7D 1162 LD A,L
025B 2F 1163 CPL
025C 6F 1164 LD L,A
025D 7C 1165 LD A,H
025F 2F 1166 CPL
0261 67 1167 LD H,A
0260 23 1168 INC HL
0261 C900 1169 RRC B
0263 C9 1170 RET
0264 C900 1171 CONCL: RRC B ; DOWN SET?
0266 D8 1172 RET C ; QUIT IF SO
0267 C32800 1173 JP CONCL2 ; JUMP TO ZERO OUT

1175 ; NAME: SCROLL MEMORY BLOCK
1176 ; INPUT: B = NUMBER OF LINES TO SCROLL
1177 ; C = NUMBER OF BYTES ON LINE TO SCROLL
1178 ; DE = LINE INCREMENT
1179 ; HL = FIRST LINE TO SCROLL
026A AF 1180 MSCROL: XOR A
026B C5 1181 MSCRL1: PUSH BC ; SAVE COUNTERS
026C D5 1182 PUSH DE
026D 47 1183 LD B,A

```

```

026E FB 1184 EX DE,HL
026F 19 1185 ADD HL,DE ; ADD INCREMENT TO LINE
0270 F5 1186 PUSH HL
0271 FDB4 1187 LDIR ; ZZZZHP!
0272 F1 1188 POP HL
0273 D1 1189 POP DE
0274 C1 1190 POP BC
0275 104C 1191 DJNZ NSCR1-1
0276 C9 1192 RET

1194 ; NAME: MICRO INTERPRETER EXIT WITH CONTEXT RESTORE
1195 ; PURPOSE: QUIT INTERPRETING AND GO HOME
0279 E1 1196 EXINTC: POP HL ; THROW OUT DUMMY RETURN
1197 ; NAME: RETURN FROM SYSTEM CALL
1198 ; PURPOSE: RETURNING TO USER AND RESTORATION OF REGISTERS
027A F1 1199 RETN: POP HL ; RETURN ADDRESS TO HL
027B FDE1 1200 POP LY
027C DDE1 1201 POP IX
027D D1 1202 POP DE
027E C1 1203 POP BC
027F F1 1204 POP AF
0280 E3 1205 EX (SP),HL ; STX=RETURN HL=OLD HL
0281 C9 1206 RET

1208 ; NAME: BCD DIVIDE
1209 ;
0284 C10002 1210 BCDIV: CHL,GNACC ; GENERATE ACCUMULATOR
0287 E3 1211 EX (SP),HL ; HL = ACC, TOP = ARG2
0288 C5 1212 PUSH BC
0289 0600 1213 LD B,0
028A 79 1214 LD A,C
028B C839 1215 SRL C
028C 09 1216 ADD HL,BC
028D 4F 1217 LD C,A
028E FB 1218 EX DE,HL ; HL = ARG1, DE = ACC
028F EDE0 1219 LDIR ; HL = ARG1, FLAG+1
0290 C1 1220 POP BC
0291 D1 1221 POP DE
0292 2B 1222 DEC HL ; ** FIX **
0293 E3 1223 EX (SP),HL ; HL = ARG2, TOP = ARG1 FLAG
0294 C5 1224 PUSH BC
0295 0600 1225 LD B,0
0296 09 1226 ADD HL,BC ; HL = ACC+SIZE/2
0297 C1 1227 POP BC
0298 00 1228 DEC C ; ** FIX ** DECREMENT SIZE
0299 FB 1229 EX DE,HL ; HL = ARG2, DE = ACC, TOP = ARG1 FLAG
029A 1B 1230 DEC DE ; ** FIX **
029B 1B 1231 DIV1: DEC DE
029C AF 1232 XOR A
029D 1233 SYSTEM NEG1 ; ARG2 = -ARG2 (105 COMP)
029E 1234 DIV2: SYSTEM DADD ; SUBTRACT UNTIL BORROW
029F 1000H 1235 JP C,DIV2-1
02A0 30 1236 INC A ; OR UNTIL LOOP COUNT > 99
02A1 27 1237 DAA
02A2 1048 1238 JR NZ,DIV2-1
02A3 F1 1239 POP HL
02A4 104F 1240 LD (HL),0FH
02A5 C1 1241 POP BC

```

0200 185H	1242	JR	MULT6-4	
0201	1243	DIVC	SYSTEM DADD	
0202	1244		SYSTEM DADD	
0203 E3	1245	EX	(SP), HL	; HL = ARG1
0204 2H	1246	DEC	HL	
0205 77	1247	LD	(HL), H	; SAVE ANSWER IN ARG1
0206 E3	1248	EX	(SP), HL	
0207 6D	1249	DEC	C	
0208 204C	1250	JR	NZ, DIV1-4	
0209 F1	1251	POP	HL	
0210 C1	1252	POP	BC	
0211 1855	1253	JR	DIV4-4	
	1254			; SUBROUTINE TO GENERATE ACCUMULATOR ON THE STACK
0212 DDE1	1255	(GNACC: POP	IX	
0213 4F	1256	XOR	A	
0214 4F	1257	LD	C, A	
0215	1258	SYSTEM DADS		; ARG3=ANS VALUE
0216 EB	1259	EX	DE, HL	
0217	1260	SYSTEM DADS		; ARG2=ANS VALUE
0218 EB	1261	EX	DE, HL	; FLAG=1 IF NEG ANS, ELSE POS
0219 67	1262	LD	H, A	
0220 6F	1263	LD	L, A	
0221 78	1264	LD	B, B	
0222 E5	1265	MULT1: PUSH	HL	; GENERATE ACC ON STACK
0223 10FD	1266	DONZ	MULT1-4	
0224 47	1267	LD	B, A	; RESTORE SIZE
0225 39	1268	ADD	HL, SP	
0226 C5	1269	PUSH	BC	; SAVE SIGN
0227 E5	1270	PUSH	HL	; SAVE STACK POINTER
0228 E5	1271	PUSH	HL	; SAVE ACC POINTER
0229 FD6600	1272	LD	H, (IV+C6H)	; RESTORE ARG2 POINTER
0230 FD6600	1273	LD	L, (IV+C6H)	
0231 48	1274	LD	C, B	
0232 DDE9	1275	JP	(IX)	
	1276			; DECIMAL MULTIPLY
	1277			; GIVEN: DE=ARG3, HL=ARG2, B=SIZE/2
	1278			; (SIZE/2-1 ASSUMED EVEN)
	1279			; RETURNED: ARG1=ANSWER, C00 ON OVERFLOW
	1280			
	1281			
0233 CD0002	1282	BCDHL: CHL	(GNACC	; GENERATE ACCUM
0234 7E	1283	MULT2: LD	A, (HL)	; A=MULT LOOP COUNT
0235 23	1284	INC	HL	
0236 E3	1285	EX	(SP), HL	; HL=DEC ACC
0237 A7	1286	AND	A	; IF A=0, SKIP MULT LOOP
0238 2009	1287	JR	Z, MULT4-4	
0239 FB	1288	EX	DE, HL	
0240	1289	MULT3: SYSTEM DADD		; ELSE MULTIPLY
0241 A7	1290	AND	A	; CLEAR THE CARRY BIT
0242 3D	1291	DEC	A	; DECIMAL INCREMENT
0243 27	1292	DAA		
0244 2049	1293	JR	NZ, MULT3-4	
0245 FB	1294	EX	DE, HL	
0246 23	1295	MULT4: INC	HL	; INCREMENT DECIMAL ACC
0247 E3	1296	EX	(SP), HL	; HL=ARG2
0248 6D	1297	DEC	C	
0249 204C	1298	JR	NZ, MULT2-4	
0250 F1	1299	POP	HL	
0251 F1	1300	POP	HL	; RESTORE STACK POINTER

115

```

02F7 01 1301 POP BC ; RESTORE SIGN
02F8 05 1302 PUSH DE
02F9 05 1303 PUSH EC
02FA 48 1304 LD C,B
02FB 0600 1305 LD B,B
02FC 0809 1306 SRL C
02FD 09 1307 ADD HL,BC
0300 0801 1308 SLH C
0301 0800 1309 LDIR
0304 01 1310 POP BC
0305 05 1311 PUSH BC ; CHECK FOR OVERFLOW
0306 0808 1312 SRL B
0308 0F 1313 XOR A
0309 06 1314 MULT5: OR (HL)
030A 23 1315 INC HL
030B 10FC 1316 DJNZ MULT5-4
030D 07 1317 AND A ; SET FLAGS
030F 2803 1318 JR Z,MULT7-4
0310 7EFF 1319 LD A,0xFF
0312 12 1320 LD (DE),A
0313 01 1321 MULT7: POP BC ; CHECK SIGN AND
0314 01 1322 POP HL
0315 0841 1323 DIV4: BIT 0,C ; NEGATE ARG1 IF NECESSARY
0317 2802 1324 JR Z,MULT6-4
0319 1325 SYSTEM HCDCHS
031A E1 1326 MULT6: POP HL ; RESTORE ORIGINAL STACK POINTER
031C 10FD 1327 DJNZ MULT6-4
031E 09 1328 RET
1329 ;BCD SUBTRACT & ADD
1330 ;
1331 ; GIVEN: DE=ARG1, HL=ARG2
1332 ; B=SIZE/2+1
1333 ; RETURNED: ARG1=ANSWER
031F 1334 BCD5B: SYSTEM HCDCHS
0321 1335 BCD4D: SYSTEM HCDNEG
0323 EB 1336 EX DE,HL
0324 1337 SYSTEM HCDNEG
0326 EB 1338 EX DE,HL
0327 1339 SYSTEM DADD
1340 ; AND FALL INTO
1341 ;
1342 ;
1343 ; DECIMAL SIGNED MAGNITUDE
1344 ;
1345 ; GIVEN: DE=ARG (10'S COMPLEMENT)
1346 ; B=SIZE/2+1
1347 ; RETURNED: ARG (SIGNED MAGNITUDE)
1348 ;
0329 68 1349 SDARG: LD L,B ;HL=ARG+1 (SIGN BYTE)
032A 2D 1350 DEC L
032B 2600 1351 LD H,B
032D 19 1352 ADD HL,DE
032E 7E 1353 LD H,(HL) ; IF POS (SIGN NORMAL)
032F FE50 1354 CP 50H
0331 D8 1355 RET C ;EXIT
0332 FB 1356 EX DE,HL
0333 3F00 1357 SDARG: LD H,B ;ELSE 10'S COMPLEMENT
0335 94 1358 SRL H,(HL)
0336 27 1359 LHR

```

0337 77	1360	LD (HL),A	
0338 23	1361	INC HL	
0339 10F8	1362	DJNZ S0390-4	
033A 20	1363	DEC HL	; ADD SET SIGN BIT
033C 7F	1364	LD H, (HL)	
033D F6A0	1365	OR A, H	
033E 77	1366	LD (HL), A	
0340 09	1367	RET	
	1368		
	1369		
	1370	; BCD NEGATE	
	1371		
	1372	; GIVEN: DE:ARG (SIGNED MAGNITUDE)	
	1373		; B=SIZE/2+1
	1374	; RETURNED: ARG (10'S COMPLEMENT)	
	1375		
0341 68	1376	BCDNG: LD L, B	; HL:ARG+0-1 (SIGN BYTE)
0342 20	1377	DEC L	
0343 26A0	1378	LD H, 0	
0345 19	1379	ADD HL, DE	
0346 087E	1380	BIT 7, (HL)	; EXIT IF POS
0348 08	1381	RET Z	
0349 36A0	1382	LD (HL), 0	; CLEAR SIGN BYTE
034B FB	1383	EX DE, HL	
034C FF	1384	SNEG: XOR A	; CLEAR CARRY
034D 3E00	1385	BCDNG1: LD A, 0	; ELSE 10'S COMPLEMENT
034F 9F	1386	SRC A, (HL)	
0350 27	1387	DAA	
0351 77	1388	LD (HL), A	
0352 23	1389	INC HL	
0353 10F8	1390	DJNZ BCDNG1-4	
0355 09	1391	RET	
	1392		
	1393		
	1394	; DECIMAL ABSOLUTE	
	1395		
	1396	; GIVEN: DE:ARG (SIGNED MAGNITUDE)	
	1397		; B=SIZE/2+1
	1398	; RETURNED: C=C+1 IF SIGN BIT CLEARED	
	1399		
0356 68	1400	S0395: LD L, B	
0357 26A0	1401	LD H, 0	
0359 20	1402	DEC L	
035A 19	1403	ADD HL, DE	
035B 087E	1404	BIT 7, (HL)	
035D 08	1405	RET Z	
035F 36A0	1406	LD (HL), 0	
0360 FD 0A6	1407	INC (IV+CRC)	
0362 09	1408	RET	
	1409		
	1410		
	1411	; BCD CHANGE SIGN	
	1412		
	1413	; GIVEN: HL:ARG B=SIZE/2+1	
	1414		(SIGNED MAGNITUDE)
	1415	; RETURNED: ARG STORED 10'S COMPLEMENT	
	1416		
0364 48	1417	BCD5: LD C, 0	
0365 06A0	1418	LD B, 0	

```

119
0367 00 1419 INC C
0368 09 1420 ADD HL,BC
0369 7E 1421 LD A,(HL)
036A FE00 1422 XOR AH
      1423 ; NAME: SET BYTE
036C 77 1424 MSHR: LD (HL),A
036D C9 1425 RET
      1426 ;
      1427 ;
      1428 ; DECIMAL ADD
      1429 ;
      1430 ; GIVEN: DEXARG1 HLDEXARG2 (10'S COMPLEMENT)
      1431 ; R=SIZE/2+1
      1432 ; RETURNED: ARG1=ANSWER (10'S COMPLEMENT)
      1433 ;
036F AF 1434 SDADD: XOR A
036F 1A 1435 SDADD: LD A,(DE)
0370 8E 1436 ADC A,(HL)
0371 27 1437 DAA
0372 12 1438 LD (DE),A
0373 13 1439 INC DE
0374 23 1440 INC HL
0375 10F8 1441 DJNZ SDADD-1
0377 FE99 1442 CP 99H ; ** FIX **
0379 17 1443 RLA ; ** FIX **
037B 2F 1444 CPL ; ** FIX **
037B FD7700 1445 LD (IV+CHFLAG),A ; SEND BACK STATUS FROM DADD
037E C9 1446 RET

      1448 ; NAME: RANGED RANDOM NUMBER
      1449 ; INPUT: A = RANGE
      1450 ; OUTPUT: A = RANDOM NUMBER (0 TO RANGE-1)
037F F5 1451 MRANGE: PUSH AF
0380 2AF4F 1452 LD HL,(RANGE)
0383 0D0003 1453 CALL SHIFTR
0386 001700 1454 LD RC,23
0389 09 1455 ADD HL,BC
038A 8A 1456 ADC A,D
038B 22FF4F 1457 LD (RANGE),HL
038E 2AF14F 1458 LD HL,(RANGE+2)
0391 5F 1459 LD E,A
0392 0D0003 1460 CALL SHIFTR
0395 19 1461 ADD HL,DE
0396 22114F 1462 LD (RANGE+2),HL
0399 5A 1463 LD E,D
039A EB 1464 EX DE,HL
039B F1 1465 POP AF
039C A7 1466 AND A
039D 4F 1467 LD C,A
039F 7A 1468 LD A,D
03A1 2800 1469 JP Z,R2-1
03A1 AF 1470 NOP A
03A2 19 1471 R1: ADD HL,D4
03A3 3000 1472 JR NC,R2-1
03A5 3C 1473 INC A
03A6 00 1474 R2: DEC C
03A7 2009 1475 JR NZ,R1-1
03A9 030100 1476 R3: JP B,PG

```

```

039C 41      1477 SHIFTR: LD   R,H
039D 4D      1478          LD   C,I
039E AF      1479          XOR  A
039F 1607    1480          LD   D,Z
03A1 29      1481 SHL:   ADD  HL,HL
03A2 17      1482          RRA
03A3 15      1483          DEC  D
03A4 204H   1484          JR   NZ,SHL-4
03A6 09      1485          ADD  HL,BC
03A7 8A      1486          ADC  A,D
03A8 09      1487          RET

```

```

1489 ; NAME:      SAVE AREA
1490 ; INPUT:      HL = SCREEN ADDRESS
1491 ;              DE = SAVE AREA ADDRESS
1492 ;              BC = Y,X SIZE OF AREA TO SAVE
1493 ; NOTES:       THE SIZES OF THE OBJECT ARE SAVED IN THE
1494 ;              THE FIRST TWO BYTES OF THE SAVE AREA

```

```

03B9 EB      1495 MSAVE: EX   DE,HL
03BA 71      1496          LD   (HL),C      ; SET X SIZE
03BB 23      1497          INC  HL
03BC 70      1498          LD   (HL),B      ; SET Y SIZE
03BD 23      1499          INC  HL
03BE AF      1500          XOR  A
03BF EB      1501          EX   DE,HL
03C0 0044    1502          SET  6,H      ; SET NONMSAVE ADDRESS
03C2 05      1503 MSAVE: PUSH BC
03C3 05      1504          PUSH HL
03C4 47      1505          LD   B,A
03C5 ED84    1506          LDIR
03C7 E1      1507          POP  HL
03C8 0E20    1508          LD   C,BYTEPL
03CA 09      1509          ADD  HL,BC
03CB 01      1510          POP  BC
03CC 1044    1511          DJNZ MSAVE-4
03CE 09      1512          RET

```

```

1514 ; NAME:  PROGRAM OUTPUT PORT SETUP
1515 ; PURPOSE: TO SET CONSOLE WRAP, ETC
1516 ; NOTES:  B=HONRD, D=VERBL, F=INMOD

```

```

03D7 0E60    1517 SETUP: LD   C,HONRD      ; GET PREP PORT NUMBER
03D8 ED44    1518          OUT  (C),B      ; HONRD
03D9 00      1519          INC  C      ;
03DA ED50    1520          OUT  (C),D      ; VERBL
03DB 030E    1521          OUT  (INMOD),A
03DD 09      1522          RET

```

```

1524 ; NAME:  TEST FOR TRANSITIONS
1525 ; FUNCTION: TO LOOK FOR CHANGES IN THE PORTS ATC.
1526 ; RETURNS:  A= 0 NO CHANGE
1527 ;          1-8 COUNTER TIMERS HIT 0
1528 ;          9-C = PORT-3 CHANGED
1529 ;          D = A SECONDS UP
1530 ;          E= KEYBOARD CHANGED (B=0-24)
1531 ;          F=16 : TRIGGER/JOY0 - 1313
1532 ; RETURNS NEW VALUE IN B
1533 ;
1534 ;
1535 ;
1536 ;
1537 ;
1538 ;
1539 ;
1540 ;
1541 ;
1542 ;
1543 ;
1544 ;
1545 ;
1546 ;
1547 ;
1548 ;
1549 ;
1550 ;
1551 ;
1552 ;
1553 ;
1554 ;
1555 ;
1556 ;
1557 ;
1558 ;
1559 ;
1560 ;
1561 ;
1562 ;
1563 ;
1564 ;
1565 ;
1566 ;
1567 ;
1568 ;
1569 ;
1570 ;
1571 ;
1572 ;
1573 ;
1574 ;
1575 ;
1576 ;
1577 ;
1578 ;
1579 ;
1580 ;
1581 ;
1582 ;
1583 ;
1584 ;
1585 ;
1586 ;
1587 ;
1588 ;
1589 ;
1590 ;
1591 ;
1592 ;
1593 ;
1594 ;
1595 ;
1596 ;
1597 ;
1598 ;
1599 ;
1600 ;
1601 ;
1602 ;
1603 ;
1604 ;
1605 ;
1606 ;
1607 ;
1608 ;
1609 ;
1610 ;
1611 ;
1612 ;
1613 ;
1614 ;
1615 ;
1616 ;
1617 ;
1618 ;
1619 ;
1620 ;
1621 ;
1622 ;
1623 ;
1624 ;
1625 ;
1626 ;
1627 ;
1628 ;
1629 ;
1630 ;
1631 ;
1632 ;
1633 ;
1634 ;
1635 ;
1636 ;
1637 ;
1638 ;
1639 ;
1640 ;
1641 ;
1642 ;
1643 ;
1644 ;
1645 ;
1646 ;
1647 ;
1648 ;
1649 ;
1650 ;
1651 ;
1652 ;
1653 ;
1654 ;
1655 ;
1656 ;
1657 ;
1658 ;
1659 ;
1660 ;
1661 ;
1662 ;
1663 ;
1664 ;
1665 ;
1666 ;
1667 ;
1668 ;
1669 ;
1670 ;
1671 ;
1672 ;
1673 ;
1674 ;
1675 ;
1676 ;
1677 ;
1678 ;
1679 ;
1680 ;
1681 ;
1682 ;
1683 ;
1684 ;
1685 ;
1686 ;
1687 ;
1688 ;
1689 ;
1690 ;
1691 ;
1692 ;
1693 ;
1694 ;
1695 ;
1696 ;
1697 ;
1698 ;
1699 ;
1700 ;
1701 ;
1702 ;
1703 ;
1704 ;
1705 ;
1706 ;
1707 ;
1708 ;
1709 ;
1710 ;
1711 ;
1712 ;
1713 ;
1714 ;
1715 ;
1716 ;
1717 ;
1718 ;
1719 ;
1720 ;
1721 ;
1722 ;
1723 ;
1724 ;
1725 ;
1726 ;
1727 ;
1728 ;
1729 ;
1730 ;
1731 ;
1732 ;
1733 ;
1734 ;
1735 ;
1736 ;
1737 ;
1738 ;
1739 ;
1740 ;
1741 ;
1742 ;
1743 ;
1744 ;
1745 ;
1746 ;
1747 ;
1748 ;
1749 ;
1750 ;
1751 ;
1752 ;
1753 ;
1754 ;
1755 ;
1756 ;
1757 ;
1758 ;
1759 ;
1760 ;
1761 ;
1762 ;
1763 ;
1764 ;
1765 ;
1766 ;
1767 ;
1768 ;
1769 ;
1770 ;
1771 ;
1772 ;
1773 ;
1774 ;
1775 ;
1776 ;
1777 ;
1778 ;
1779 ;
1780 ;
1781 ;
1782 ;
1783 ;
1784 ;
1785 ;
1786 ;
1787 ;
1788 ;
1789 ;
1790 ;
1791 ;
1792 ;
1793 ;
1794 ;
1795 ;
1796 ;
1797 ;
1798 ;
1799 ;
1800 ;
1801 ;
1802 ;
1803 ;
1804 ;
1805 ;
1806 ;
1807 ;
1808 ;
1809 ;
1810 ;
1811 ;
1812 ;
1813 ;
1814 ;
1815 ;
1816 ;
1817 ;
1818 ;
1819 ;
1820 ;
1821 ;
1822 ;
1823 ;
1824 ;
1825 ;
1826 ;
1827 ;
1828 ;
1829 ;
1830 ;
1831 ;
1832 ;
1833 ;
1834 ;
1835 ;
1836 ;
1837 ;
1838 ;
1839 ;
1840 ;
1841 ;
1842 ;
1843 ;
1844 ;
1845 ;
1846 ;
1847 ;
1848 ;
1849 ;
1850 ;
1851 ;
1852 ;
1853 ;
1854 ;
1855 ;
1856 ;
1857 ;
1858 ;
1859 ;
1860 ;
1861 ;
1862 ;
1863 ;
1864 ;
1865 ;
1866 ;
1867 ;
1868 ;
1869 ;
1870 ;
1871 ;
1872 ;
1873 ;
1874 ;
1875 ;
1876 ;
1877 ;
1878 ;
1879 ;
1880 ;
1881 ;
1882 ;
1883 ;
1884 ;
1885 ;
1886 ;
1887 ;
1888 ;
1889 ;
1890 ;
1891 ;
1892 ;
1893 ;
1894 ;
1895 ;
1896 ;
1897 ;
1898 ;
1899 ;
1900 ;
1901 ;
1902 ;
1903 ;
1904 ;
1905 ;
1906 ;
1907 ;
1908 ;
1909 ;
1910 ;
1911 ;
1912 ;
1913 ;
1914 ;
1915 ;
1916 ;
1917 ;
1918 ;
1919 ;
1920 ;
1921 ;
1922 ;
1923 ;
1924 ;
1925 ;
1926 ;
1927 ;
1928 ;
1929 ;
1930 ;
1931 ;
1932 ;
1933 ;
1934 ;
1935 ;
1936 ;
1937 ;
1938 ;
1939 ;
1940 ;
1941 ;
1942 ;
1943 ;
1944 ;
1945 ;
1946 ;
1947 ;
1948 ;
1949 ;
1950 ;
1951 ;
1952 ;
1953 ;
1954 ;
1955 ;
1956 ;
1957 ;
1958 ;
1959 ;
1960 ;
1961 ;
1962 ;
1963 ;
1964 ;
1965 ;
1966 ;
1967 ;
1968 ;
1969 ;
1970 ;
1971 ;
1972 ;
1973 ;
1974 ;
1975 ;
1976 ;
1977 ;
1978 ;
1979 ;
1980 ;
1981 ;
1982 ;
1983 ;
1984 ;
1985 ;
1986 ;
1987 ;
1988 ;
1989 ;
1990 ;
1991 ;
1992 ;
1993 ;
1994 ;
1995 ;
1996 ;
1997 ;
1998 ;
1999 ;
2000 ;

```

```

03D9 5F      1523 ;

```

```

0300 010100 1534 LD BC,800H
0300 79 1535 CALLP LD A,C ; GET MASK
0301 0F 1536 MACH
0301 4F 1537 LD C,H
0301 A3 1538 AND E ; CHECK IF CT BIT =1
0301 2007 1539 JR NZ,0313-4
0301 10F8 1540 DJNZ 031P-4
0301 09 1541 RET
0301 6F 1542 0311: XOR E ; MASK OUT BIT IN QUESTION
0301 77 1543 LD (HL),A ; PUT BACK THE CTFAGS OR SEM145
0301 78 1544 LD A,E
0301 82 1545 ADD A,D
0301 F1 1546 POP HL ; OLD RET ADDR
0301 09 1547 RET
0301 2825 1548 TRCHK: JR Z,15EX-4 ; SKIP COUNTER-TIMERS AND POTS?
0301 21D04F 1549 LD HL,CNT ; GET COUNTER TIMERS STATUS
0301 1600 1550 LD D,B
0301 0D0903 1551 CALL C1P ; COUNTER TIMERS
0301 1600 1552 LD D,B
0301 22 1553 INC HL
0301 0D0903 1554 CALL C1P ; SEM145
0301 011004 1555 LD BC,400H+P010
0301 23 1556 1510P: INC HL ; -> MPOT0
0401 ED78 1557 IN A,(C)
0401 5F 1558 LD E,(HL) ; GET MPOT
0401 93 1559 SUB E
0401 2805 1560 JR C,PH01-4 ; NEW ONE LESS THAN OLD
0401 D600 1561 SUB PFUG ; FUDGE BOUNCE FACTOR
0401 2006 1562 JR C,EPL0P-4 ; NEW MORE THAN OLD+4
0401 30 1563 INC A
0401 83 1564 PH01: ADD A,F
0401 77 1565 LD (HL),A
0401 47 1566 LD B,A
0401 79 1567 LD A,C
0401 09 1568 RST
0410 00 1569 EPL0P: INC C
0411 10F0 1570 DJNZ 1510P-4
1571 ; NOW TEST SECONDS
0411 21F04F 1572 15EX: LD HL,KEYSEX ; HL = KEYSEX
0411 7F 1573 LD A,(HL)
0411 1F0F 1574 RST Z,H
0411 2-06 1575 JP Z,15EYS-4
0411 1F0F 1576 PFS Z,H
0411 77 1577 LD (HL),A
0411 3F41 1578 LD A,SECC ; SECS
0411 09 1579 RST
1580 ; NOW TEST KEYBOARD
0411 F5 1581 15EYS: PUSH HL
0411 0D7400 1582 CALL DEL0HD
0411 FB 1583 EX DE,HL
0411 011704 1584 LD BC,400H+KEYS
0411 11004F 1585 LD DE,0FF00H ; SET RTI COUNTER+COLUMN
0411 FD78 1586 MSK1: IN A,(C)
0411 66 1587 AND (HL) ; CHECK AGAINST MASK
0411 2004 1588 JR NZ,MSK1K2-4
0411 00 1589 DEC C ; NEXT PORT
0411 10 1590 INC E ; AND COLUMN
0411 23 1591 INC HL ; AND MASK
0411 10F6 1592 DJNZ MSK1-4

```



```

0436 78      1593      LD  R,B      ; NOTHING DOWN
0437 1F12     1594      LD  E,SKYD
0439 1808     1595      JR   MSENK2-4
043F 14      1596  MSENK2 INC  D      ; BIT COUNTER
043C 0F      1597      RROF
043D 38FC     1598      JR   NC,MSENK2-4
043F 7H      1599      LD  R,D
0440 07      1600      MLOF      ; KEY=BIT*4
0441 07      1601      MLOF
0442 83      1602      ADD  R,E      ; + COLUMN
0443 3C      1603      INC  A      ; PLUS 1
0444 1E13     1604      LD  E,SKYD
0446 E3      1605  MSENK2 POP  HL
0447 FE      1606      XOR  (HL)      ; KEY=KEY?
0448 E67F     1607      AND  7FH
0449 2807     1608      JR   Z,HANDLE-4
044C FE      1609      XOR  (HL)
044D 77      1610      LD  (HL),A
044E E67F     1611      AND  07FH
0450 47      1612      LD  R,A
0451 7B      1613      LD  R,E      ; KEYBOARD RETURN CODE.
0452 C9      1614      RET
1615      ; NOW TEST HANDLES
0453 001004    1616 HANDLE: LD  PC,00045304
0456 23      1617 SHLOP INC  HL      ; -> CSW0
0457 ED78     1618      IN  R,(C)
0458 FE      1619      XOR  (HL)      ; COMPARE THE 2
0459 2005     1620      JR   NZ,SHIFT-4
045C 0C      1621      INC  C
045D 10F7     1622      DJNZ SHLOP-4      ; NO CHANGE
045F 78      1623      LD  R,B      ; RETURN A
0460 C9      1624      RET
0461 0867     1625 SHIFT: BIT  4,A      ; TEST TRIGGER
0463 280C     1626      JR   Z,JOYS-4      ; NO TRIG MUST BE JOYSTICK
0465 E610     1627      AND  10H      ; FILTER OUT TRIGGER
0467 FE      1628      XOR  (HL)      ; UPDATE VALUE
0468 77      1629      LD  (H),A
0469 E610     1630      AND  00H
046B 47      1631      LD  R,A
046D 79      1632      LD  R,C      ; GET PORT NUMBER
046E 07      1633      RLOF      ; *2
046F 160C     1634      SUB  00H
0470 C9      1635      RET
0471 FE      1636 JOYS: XOR  (HL)
0472 77      1637      LD  (HL),A      ; NO CHANGE IN TRIG SO STORE STRAIGHT
0473 E60F     1638      AND  0FH      ; TAKE OFF TRIGGER
0475 47      1639      LD  R,A
0476 79      1640      LD  R,C
0477 07      1641      RLOF      ; *2
0478 D60E     1642      SUB  00H
047A C9      1643      RET

```

1645 ; TIMEBASE

1646 ; INPUTS HL-> TIME BASE IN RPM

1647 ; 1=TIME BASE MODULUS

1648 ; C=MASK AS IN DECTS

1649 ; PURPOSE: TO DECR TIMEBASE AND IF 0 RESET IF AND DECR

1650 ; COUNTER TIMERS

```

0476 35 1651 TIMEX: DEC (HL) ; DEC-TIMEBASE
0477 00 1652 RET NZ
0478 70 1653 LD (HL),H ; RESET TIMEBASE

1654 ; NAME: DECREMENT COUNTER TIMERS
1655 ; INPUTS: C=MASK
1656 ; USED BY ACTINT AND DECCTS TO DECREMENT CTS UNDER MASK
1657 ; MASK= *26543210*, IF BIT=1 THEN DEC CORRESPONDING
1658 ; CTR, IF BIT=0 LEAVE CTR ALONE
1659 ; NOTE: ALL COUNTERS ARE RUN IN EOD FOR EASY DISPLAY
047E 0600 1660 TIMEX: LD B,8 ; NO OF BITS
0480 21D54F 1661 LD HL,CTR ; -> TO COUNTER TIMERS
0481 1600 1662 LD D,H ; RESULTS
0485 0009 1663 TIMP: SM C ; CHANGE THIS TIMER?
0487 3000 1664 JR NC,ETLP-4
0489 7E 1665 LD A,(HL) ; GET THE TIMER
048A B7 1666 OR A ; IS IT ZERO ALREADY?
048B 2006 1667 JR Z,ETLP-4
048D 3D 1668 DEC A
048F 27 1669 DAA
0491 2000 1670 JR NZ,+3
0491 37 1671 SCF
0492 77 1672 LD (HL),A ; STORE NEW VALUE
0493 23 1673 ETLP: INC HL
0494 0000 1674 RR D ; ROTATES IN CARRY FLAG
0496 300D 1675 DJNZ TIMP-4
0498 30004F 1676 LD A,(COUNT) ; COUNTER UPDATE-NUMBER TRACKER
049B B2 1677 OR D
049C 30004F 1678 LD (COUNT),A
049F 09 1679 RET

1680 ; NAME: TIMER ROUTINE
1681 ; PURPOSE: TO UPDATE GATE TIME, TIMEOUT AND MUSIC
1682 ; INPUTS: OUTPUTS: NONE
1683 ; NOTE: PUSH YOUR REGISTERS (DE,HL)
1684 TIMEX: ; ASSUMES YOU PUSH DE REGS
04A0 21E94F 1685 LD HL,PRIOR ; PRIORITY= TICKS
04A2 004F 1686 BIT 3,(HL) ; CHECK IF TICKS OVERRUN
04A5 00 1687 RET NZ ; RETURN
04A6 004E 1688 SET 3,(HL)
04A8 FB 1689 EX DE,HL
1690 ; *SIXTYTH OF A SECOND INTERRUPT*
04A9 21E94F 1691 LD HL,DURAT ; NOTE TIMER
04AC 7E 1692 LD A,(HL) ; =0 SKIP
04AD B7 1693 OR A
04AF 2000 1694 JR Z,SIXY-4
04B0 35 1695 DEC (HL)
04B1 2000 1696 JR NZ,STAKO-4
04B3 E5 1697 PUSH HL
04B4 D0E5 1700 PUSH IX
04B6 001405 1701 CHL MUZCPU ; =0 DO NEXT NOTE
04B9 D0E1 1702 POP IX
04BB E1 1703 POP HL
04BD 1004 1704 JR SIXY-4
04BE FB 1705 STAKO: EX DE,HL
04BF 0B7F 1706 BIT 7,(HL)
04C1 FB 1707 EX DE,HL

```

129

```

0402 2000 1708 JR NZ,SIXY-4
0404 3D 1709 DEC A
0405 3D 1710 DEC A ; =1 QUIET NOTE
0406 2000 1711 JR NZ,SIXY-4
1712 ; A=0
0408 D316 1713 OUT (VOICR),A
0409 D315 1714 OUT (VOIC),A
040C 23 1715 SIXY: INC HL
040D 35 1716 DEC (HL) ; IF(---TIMER600)
040E F20005 1717 JP P,GOUT ; ELZ ONHARD
040F 363B 1718 LD (HL),59 ; THEN TIMER60=59
0413 23 1719 INC HL ; -> TIMEOUT
0414 EB 1720 EX DE,HL
0415 21E00F 1721 LD HL,KEYSEX ; SET SECONDS UP
0416 CBFF 1722 SET Z,(HL)
0417 EB 1723 EX DE,HL
0418 7F 1724 LD A,(HL) ; CHECK IF ZERO
0419 B7 1725 OR A
041D 2800 1726 JR Z,GTIMER-4
041F 35 1727 DEC (HL) ; DEC TIMEOUT
1728 ; *GATE TIMER (ONCE A SECOND) ROUTINE*
1729 ; IF (SEC != 0 & MIN != 0)
1730 ; IF (SEC == 0)
1731 ; SEC=59; --MIN
1732 ; ELSE --SEC
1733 ; ELSE GATE TIME UP=1
041E 23 1734 GTIMER: INC HL ; ->G1SECS
041F 7E 1735 LD A,(HL) ; IF (SEC!=0)
0422 23 1736 INC HL ; ->G1MINS
0423 46 1737 OR (HL) ; & MIN!=0)
0424 2913 1738 JR Z,G102-4
0426 7B 1739 INC HL ; ->G1SECS AGAIN
0427 7F 1740 LD A,(HL) ; IF (SEC == 0)
0428 B7 1741 OR A
0429 2800 1742 JR NZ,G102-4
042F 3E01 1743 LD (HL),5901 ; THEN SEC=5900
043D 23 1744 INC HL ; ->G1MINS AGAIN
043E 7F 1745 LD A,(HL) ; --MIN
043F 3D 1746 DEC A
0440 27 1747 DPH
0441 77 1748 LD (HL),A
0442 1800 1749 JR GOUT-4
0444 3D 1750 G101: DEC A ; ELSE --SEC
0445 27 1751 DPH
0446 77 1752 LD (HL),A
0447 1809 1753 JR GOUT-4
0449 21F00F 1754 G102: LD HL,G1MINS ; ELSE G1MINS UP=1
044C CB46 1755 BIT (SHTIM,(HL))
044E 2800 1756 JR Z,GOUT-4
0500 CBFF 1757 SET (SHEND,(HL))
0502 21F00F 1758 GOUT LD HL,PRIOR
0505 CBFF 1759 RES 1,(HL)
0507 C9 1760 RET ; RETURN TO BACKGROUND OR LO LEVEL

1762 ; NAME: START MURSPU
1763 ; PURPOSE: TO START MUSIC PLAYING (ALSO NOISES)
1764 ; INPUTS: HL -> SCORE
1765 ; A=VOICES
1766 ; NOTE: YOU SHOULD LOAD MURSP IF YOU DO CHILLS

```

```

0500 3416AF 1767 MUI SET LD (VOICES),R
0504 D677D0AF 1768 LD (MUZSP),IX
0504 C1F765 1769 CALL MUZSTP
0512 1803 1770 JR MUZCP1-$
1771 ; NAME: MUZCP1
1772 ; PURPOSE: PLAYING MUSIC AND NOISES
1773 ; NOTE: DUMPT=0 WHEN CALLED
1774 ; OUTPUT: NONE
1775 ; *MUSIC PROFESSOR*
1776 ; FETCH OP CODE
1777 ; IF (OPCODE < 80H)
1778 ; SET NOTE DURATION ETC.
1779 ; ELSE
1780 ; SWITCH (OPCODE & 001D)
1781 ; CASE 80H:
1782 ; IF (MASK=0) STUFF SHDRG:PC=PC+9
1783 ; ELSE OUTPUT(MASK)=DATA
1784 ; CASE 90H:
1785 ; VOICES=DATA
1786 ; CASE 00H:
1787 ; (←SP)=DATA IN NIBBLE OF OP +1
1788 ; CASE 00H:
1789 ; SET VOLUMES = DATA,DATA
1790 ; CASE 00H:
1791 ; SWITCH (MASK)
1792 ; CASE 9: MPM1=(MSP++); MPM2=(MSP++); BREAK
1793 ; CASE D: (←MSP)=MPM1; (←MSP)=MPM1
1794 ; CASE 0: IF (←SP)=0 THEN SP++
1795 ; CASE 3: MPC=DATA*6
1796 ; CASE 00H: CALL RELATV1
1797 ; CASE F0: DUMPT=DATA
1798 ; CASE F0: VOICES=0,PORTS=0
0514 2801AF 1799 MUZCP1 LD HL,(MUZPC) ; LOOK LIKE NORMAL LOOP RETURN
0517 D079D0AF 1800 MUZCP1 LD IX,(MUZSP) ; FETCH STACK POINTER
051B 7E 1801 RM OP LD R,(HL) ; OPCODE FETCH
051C 23 1802 INC HL ; →OPEXND,DATA
051D B7 1803 OR A ; TEST FOR 80H OR 00H
051F F6B365 1804 JP M,MOM
1805 ; NORMAL NOTE OPERATOR
0521 32F8AF 1806 LD (DUMPT),R
0524 34D0AF 1807 LD R,(VOICES)
0527 051808 1808 LD PC,PC+SHDRG
0531 C8C4 1809 SRL R ; SET NOISE
0534 20C2 1810 JR NC,+4
0537 E0F3 1811 OUT
0539 0605 1812 LD B,5 ; → VIBRATO
053C C8C4 1813 SRL R
053E 20C2 1814 JR NC,+4
0540 F0F3 1815 OUT ; SET VIBRATO
0543 0605 1816 LD B,4 ; → NOTE
0546 C8C4 1817 SRL R ; CHECK C,R,H
0549 20C2 1818 JR NC,M32-$
054B F0F3 1819 OUT
054D C8C4 1820 M35 SRL R ; CHECK IF INC PC WBS ON
0547 3807 1821 JR C,M32-$
054A 2B 1822 DEC H ; RESTORE PC
0545 1804 1823 JR M32-$
0547 05 1824 M32 DEC B
0549 23 1825 INC H

```

0549 18F5	1826		JR	M015-4	
054B 87	1827	M08:	OR	A	
054C 204C	1828		JR	NZ,M01-4	
	1829			; PLAY NOTE	
054E 39124F	1830		LD	A,(PVOLHR)	
0551 D316	1831		OUT	(VOLHR),A	
0553 39D34F	1832		LD	A,(PVOLHC)	
0556 D315	1833		OUT	(VOLC),A	
0558 C24405	1834		JP	M02599	
055B FF90	1835	M06:	CP	90H	
055D 3015	1836		JR	NC,M01-4	
	1837			; STUFF PORT OR SOUND BLOCK	
055F C85F	1838		RIT	3,H	; IF (STUFF SNOBK)
0561 2040	1839		JR	Z,M001-4	
0563 78	1840		LD	R,H	; SAVE R (VSN)
0564 011861	1841		LD	BC,8*256+SN1*8	; B=8,C=SN1*8
0567 E183	1842		OTIR		; HL->NEXT OPCODE WHEN DONE
0569 1804	1843		JR	OP100P-4	
056B F607	1844	M001:	AND	7	; ISOLATE PORT NUMBER
056D F610	1845		OR	10H	; PORTS 10H-17H
056F 4F	1846		LD	C,H	; SET PORT REGISTER
0570 E183	1847		OUT		
0572 1817	1848		JR	OP100P-4	
0574 2007	1849	M01:	JR	NZ,M02-4	
0576 7E	1850		LD	R,(HL)	; GET NEW VOICES
0577 23	1851		INC	HL	
0578 32D44F	1852		LD	(VOL1+5),R	
057H 1854	1853		JR	OP100P-4	
057D FF01	1854	M02:	CP	010H	
057F 3006	1855		JR	NC,M01-4	
0581 E605	1856		AND	05H	
0583 5F	1857		LD	E,H	
0584 1C	1858		INC	E	
0585 1824	1859		JR	M015-4	
0587 FF04	1860	M03:	CP	0C0H	; SET VOL. ETC
0589 3009	1861		JR	NC,M04-4	
	1862			; LOAD PVOL'S	
0591 31024F	1863		LD	DE,(PVOLHR)	
0594 E183	1864		LD		; DON'T CHG. HI/LO P.
0596 F183	1865		LD		
0597 1807	1866	OP102:	JR	OP100P-4	
0599 204B	1867	M04:	JR	L,M040-4	
059C D01001	1868		DEC	(IX+0)	; DEC STACK TOP
0599 2008	1869		JR	NZ,M045-4	
059D D007	1870		INC	IX	
059D 20	1871		INC	HL	
059E 20	1872		INC	HL	
059E 3041	1873		JR	OP102-4	
059H FF00	1874	M040:	CP	000H	; PC SP STUFF
059K 3007	1875		JR	NC,M05-4	
059S F614	1876	M041:	AND	06H	; ISOLATE MASK
0597 FF09	1877		CP	9	; RETURN
0599 200C	1878		JR	NZ,M043-4	
059B D02100	1879		LD	L,(IX+0)	
059E D023	1880		INC	IX	
059A D02600	1881		LD	H,(IX+0)	
059K D023	1882		INC	IX	
059S 180H	1883		JR	OP102-4	
0597 5E	1884	M043:	LD	E,(HL)	; PC1 =

```

0588 23      1885      INC HL
0589 56      1886      LD D, (HL)      ; PC=
0590 23      1887      INC HL
0591 FB      1888      EX DE, HL      ; SET THE PC
0592 FE04    1889      CP 4      ; IS IT A JMP?
0593 3802    1890      JR C, OPLP2-4      ; IT IS
0594 D02B    1891      DEC IX      ; ITS A CALL
0595 D07A00  1892      LD (IX+0), D      ; (--SP)-PCH
0596 D07A    1893      DEC IX
0597 D07A00  1894      LD (IX+0), F      ; (--SP)=PCL
0598 1806    1895      JR OPLP2-4
0599 FE00    1896      CP 0FH
0600 3804H   1897      JR NC, M06-4
0601 E604    1898      AND 0FH
0602 0604H   1899      LD B, B
0603 4F      1900      LD C, A
0604 54      1901      LD D, H
0605 50      1902      LD E, L
0606 09      1903      ADD HL, BC
0607 18E6    1904      JR M04-4      ; CALL
0608 2004H   1905      JR NZ, M061-4
0609 30E94F  1906      LD A, (PRIOR)      ; LEGSTH
0610 F400    1907      XOR 80H
0611 30E94F  1908      LD (PRIOR), A
0612 1840    1909      JR 0H1P2-4
0613 F400    1910      CP 0FH      ; REST VOICE (OR SUSTAIN)
0614 2802    1911      JR Z, MUZSTEP-4
0615 7F      1912      LD A, (HL)
0616 30E94F  1913      LD (CURPT), A      ; SET DURATION OF NOTE
0617 23      1914      INC A
0618 AF      1915      XOR A
0619 D316    1916      OUT (VOLPR), A
0620 D315    1917      OUT (VOLC), A
0621         1918      ; END OF MUSIC PROCESSOR
0622 220E4F  1919      M02999: LD (MUZPC), HL      ; SAVE THE PC
0623 D07A00  1920      LD (MUZSP), IX      ; SAVE THE STACK POINTER
0624 09      1921      RET
0625         1922      ; NAME: MUZSTEP
0626         1923      ; PURPOSE: STOP MUZPROCESSOR POINTS TO 0
0627 AF      1924      M02STEP: XOR A
0628 30E94F  1925      LD (CURPT), A
0629 30E94F  1926      LD (PRIOR), A
0630 061998  1927      LD BC, 500H+5000H
0631 F400    1928      DD C, A
0632 30E9    1929      DDD
0633 09      1930      RET

```

```

1937 ; NAME: DO IT
1938 ; PURPOSE: TRANSFER CONTROL TO USER STATE TRANSITION HANDLER
1939 ; INPUT: A = RETURN CODE FROM SENTRY ROUTINE
1940 ; HL = DO IT TABLE ADDRESS
1941 ; OUTPUT
1942 ; DESCRIPTION: THIS ROUTINE IS USED WITH THE SENTRY ROUTINE
1943 ; IT IS USED FOR DISPATCHING TO A STATE TRANSITION HANDLER
1944 ; ROUTINE. THE RETURN CODE FROM SENTRY IS USED TO LINEAR
1945 ; SEARCH THE DOIT TABLE. IF A MATCH IS FOUND, CONTROL IS
1946 ; TRANSFERRED. IF NO MATCH IS FOUND, THE ROUTINE RETURNS TO CALLER
1947 ; THE DOIT TABLE IS MADE UP OF THREE BYTE ENTRIES:
1948 ; BYTE 0 BIT 7: IF SET - DO A JMP TO THIS HANDLER
1949 ; BYTE 0 BIT 6: IF SET - DO A JMP TO THIS HANDLER

```

```

1945 ; BYTE 0 BITS 5-4: RETURN CODE. THIS ROUTINE IS TO PROCESS
1946 ; BYTE 1 AND 2: THE ADDRESS TO TRANSFER TO.
1947 ; THE LIST IS TERMINATED BY A BYTE WHICH IS .GE. 000H
0608 78 1948 MOVI18 LD R,B
060C D5 1949 MOVI17 PUSH DF
060D 57 1950 LD D,H
060E 7E 1951 MOVI10 LD R,(HL) ; GET RETURN CODE FOR THIS ENTRY
060F 4F 1952 LD C,H ; C = CURRENT ENTRY
0610 FFC0 1953 CP 000H ; LIST TERMINATOR?
0612 3800 1954 JR C,MOVI13-4 ; NO - JUMP
0614 D1 1955 POP DF ; YES - RETURN
0615 C9 1956 RET
0616 23 1957 MOVI11 INC HL
0617 E63F 1958 AND 3FH
0619 BA 1959 CP D ; NORMAL MATCH?
061A 2804 1960 JR Z,MOVI12-4 ; JUMP IF SO
061C 23 1961 MOVI18 INC HL ; NO MATCH - SKIP OVER
061D 23 1962 INC H ; GO TO ADDRESS
061F 18FF 1963 JR MOVI10-4
0620 D1 1964 MOVI12 POP DF
0621 5E 1965 MOVI15 LD E,(HL) ; DE = GOTO ADDR
0622 23 1966 INC HL
0623 56 1967 LD D,(HL)
0624 EB 1968 EX DE,HL
0625 C479 1969 BIT 7,C ; MCALL?
0627 C27A00 1970 JP NZ,MCALL ; JUMP IF SO
0628 C471 1971 BIT 6,C ; RCALL?
062C 2004 1972 JR NZ,MCALL-4
062F D1 1973 POP DI ; MUST BE JUMP
062F F1 1974 POP AF
0630 E5 1975 PUSH HL
0631 EB 1976 EX DE,HL
1977 ; RCALL ROUTINE
0632 F9 1978 MCALL: JP (HL)
1979 ; *****
1980 ; * VECTORING ROUTINES *
1981 ; *****
1982 ; NAME: VECTOR X AND Y COORDINATES
1983 ; PURPOSE: UPDATE X,Y COORDINATES AND LIMIT CHECK
1984 ; INPUT: IX = VECTOR PACKET
1985 ; OUTPUT: HL = LIMITS TABLE
1986 ; OUTPUT: C = TIME USED
1987 ; OUTPUT: PHOFS SET IF OBJECT MOVED
1988 ; NOTES:
1989 ; THIS ROUTINE WORKS WITH A 'VECTOR PACKET', WHICH LOOKS LIKE THIS:
1990 ; *****
1991 ; * BYTE * (CONTENTS * NAME *
1992 ; *****
1993 ; * 00 * MAGIC REGISTER * VECTOR *
1994 ; *****
1995 ; * 01 * VECTOR STATUS * VSTATUS *
1996 ; *****
1997 ; * 02 * TIME PHASE * VTIME *
1998 ; *****
1999 ; * 03 * DELTA X * VDXL *
2000 ; * 04 * * VDOXH *
2001 ; *****
2002 ; * 05 * X COORDINATE * VXD *
2003 ; * 06 * * VYD *
2004 ; *****

```

```

2005 ; * 07 * X CHECKS MASK * VBOXCHK *
2006 ; *****
2007 ; * 08 * DELTA Y * VBOXL *
2008 ; * 09 * * VBOXH *
2009 ; *****
2010 ; * 0A * Y COORDINATE * VBYL *
2011 ; * 0B * * VBYH *
2012 ; *****
2013 ; * 0C * Y CHECKS MASK * VBYCHK *
2014 ; *****
2015
2016 OPTIONS BYTE:
2017 ; BIT MEANING
2018 ; ---
2019 ; 7 VECTOR IS ACTIVE
2020 ;
2021 ; CHECKS BYTE:
2022 ; BIT MEANING
2023 ; ---
2024 ; 0 DO LIMIT CHECKS
2025 ; 1 REVERSE COORDINATES ON LIMIT ATTAINMENT
2026 ; 3 TARGET ATTAINED (OUTPUT)
2027 ; IF THE VECTOR IS ACTIVE, AND THE TIME BASE IS NONZERO
2028 ; THEN THE UPDATE COORDINATE ROUTINE IS CALLED FOR THE X
2029 ; AND Y PORTIONS OF THE PACKET.
0633 FDCB00F6 2030 MVLCIO: SET PSNZRO,(Y+CBAH0) ; SET ZERO FLAG
0637 DDCB007E 2031 BIT VBSACT,(IX+VBSACT) ; IS VECTOR ACTIVE?
063B DDCB0002 2032 LD C,(IX+V0TIME) ; TIME BASE TO C
063F DDCB0000 2033 LD (IX+V0TIME),0 ; ZERO TIME BASE
0642 FDCB0006 2034 LD (Y+CBC),C ; PASS BACK TIME BASE
0645 08 2035 RPT 2
0646 79 2036 LD R0,C
0647 A7 2037 AND R0 ; IS TIME BASE ZERO?
0648 08 2038 RPT 2 ; RPT IF SO
0649 510300 2039 LD DE,VBOXL ; ADVANCE TO FIRST
064C DDCB0009 2040 AND IX,DE
064E CDE006 2041 CALL MVLCIO ; UPDATE FIRST COORDINATE
0651 510000 2042 LD DE,VBOXH-VBOXL ; TO Y
0654 DDCB0009 2043 AND IX,DE
2044 ; AND FALL INTO ...
2045 ; NAME: VECTOR COORDINATE
2046 ; PURPOSE: UPDATE OF SINGLE COORDINATE
2047 ; INPUT: IX = POINTER TO L.O. DELTA BYTE OF VECTOR PACKET
2048 ; C = TIME BASE
2049 ; HL = LIMITS PACKET (IF USED)
2050 ; OUTPUT: NONZERO STATUS SET IF MOTION OCCURED
2051 ; (SHOULD BE SET ON CALL, SINCE IT IS NOT SET BY ROUTINE)
2052 ; NOTES:
2053 ; THIS ROUTINE OPERATES ON A SUBSET OF THE VECTOR PACKET
2054 ; (BETWEEN L.O. DELTA BYTE AND CHECKS BYTE).
2055 ; THE DELTA IS ADDED TO THE COORDINATE TIME-BASE TIMES.
2056 ; IF OPTIONED, LIMIT CHECKING IS DONE. IF THE CHECK FAILS
2057 ; THE COORDINATE IS SET TO THE LIMIT.
2058 ; WHEN THIS HAPPENS, THE LIMIT ATTAINED BIT IS SET
0656 E5 2059 MVLCIO: PUSH HL
0657 DDCB0001 2060 LD D,(IX+V0DCH) ; LOAD DELTA
065B DDCB0000 2061 LD E,(IX+V0DCL)
065D DDCB0003 2062 LD H,(IX+V0CH) ; LOAD COORDINATE
0660 DDCB0002 2063 LD L,(IX+V0CL)

```



```

0663 7C      2064      LD  R,H      ; SAVE OLD COORDINATE FOR MOTION TEST
0664 41      2065      LD  R,C
0665 19      2066  MVCT1: ADD  H,DE      ; ADD DELTA TO COORD
0666 10FD    2067      DNZ  MVCT1-#    ; TIME-BASE TIMES
                                2068      ; HAS MOTION OCCURED?
0668 FC      2069      CP   H
0669 2004    2070      JR   Z,MVCT1A-#    ; JUMP TO SKIP TESTS IF 50
066A FDC0046 2071      RES  PSNZRO, (1Y+CB+LAG) ; SET MOVED STATUS
                                2072      ; IS LIMIT CHECK WAITED?
066F DDC0046 2073  MVCT1A: BIT  VECTAT, (1X+VECCOR)
0670 2031    2074      JR   Z,MVCT6-#    ; MVCT6 IF NOT
                                2075      ; PERFORM LIMIT CHECK
0675 7C      2076      LD  R,H
0676 E3      2077      EX  (SP),HL
0677 46      2078      LD  R,(HL)      ; LIMIT TO R
0678 23      2079      INC  HL
                                2080      ; HANDLE SLIGHTLY LESS THAN ZERO CASE
0679 FE0F    2081      CP   207      ; MIDPOINT BETWEEN 160 AND 0
067B 3007    2082      JR   NC,MVCT2-#    ; JUMP TO FAIL IF >207
067D B8      2083      CP   R
                                2084      ; DO COMPARE
067F 3004    2084      JR   C,MVCT2-#    ; JUMP ON FAIL
0680 46      2085      LD  R,(HL)      ; UPPER LIMIT CHECK
0681 B8      2086      CP   R
0682 3020    2087      JR   C,MVCT3-#    ; JUMP ON PASS
0684 23      2088  MVCT2: INC  HL
                                2089      ; A LIMIT WAS EXCEEDED - SET COORDINATE AT LIMIT
0685 DD2003  2090      LD  (1X+VECH),R
0688 DD360204 2091      LD  (1X+VECL),0
068C DD000404 2092      SET  VECTAT, (1X+VECCOR) ; SET LIMIT ATTAINED
                                2093      ; IS REVERSE WITH OPTION SET?
0690 F1      2094      POP  R#      ; CLEAN UP STACK
0691 DD000404 2095      BIT  VECTREV, (1X+VECCOR)
0695 08      2096      RFT  Z      ; QUIT IF NOT
                                2097      ; REVERSE THE BIT
0696 7H      2098      LD  R,D
0697 14      2099      CM
0698 57      2100      LD  D,R
0699 78      2101      LD  R,E
069A 24      2102      CPL
069B 5F      2103      LD  E,R
069C 13      2104      INC  DE
069D DD7000  2105      LD  (1X+VMOCL),E ; STORE BACK
069F DD7201  2106      LD  (1X+VECH),D
06A1 09      2107      RET
06A4 23      2108  MVCT3: INC  HL      ; STEP FIRST LIMIT
06A5 E3      2109      EX  (SP),HL      ; HL = COORDINATE AGAIN
06A6 DD7502  2110  MVCT6: LD  (1X+VECL),L ; STORE BACK COORDINATES
06A9 DD7403  2111      LD  (1X+VECH),H
06AC F1      2112      POP  HL      ; RESTORE LIMITS POINTER
06AD DD000404 2113      RES  VECTAT, (1X+VECCOR) ; CLEAR ATTAINED BIT
06B1 09      2114      RFT
                                2116      ; *****
                                2117      ; * PRINT RECTANGLE ROUTINE *
                                2118      ; *****
                                2119      ; NAME:      PRINT RECTANGLE
                                2120      ; INPUT:      A = COLOR MASK TO WRITE
                                2121      ;                  B = Y SIZE
                                2122      ;                  C = X SIZE
                                2123      ;                  D = Y COORDINATE
                                2124      ;                  E = X COORDINATE

```

```

0682 HF      2125 MP11: XOR  A,0
0683 C1F4F8  2126      CALL REL7F8
0684 F8      2127      EX  DE,HL
0687 C8F4    2128      SET 6,H      ; UNMAGIC THE G** D*** ADDR
0689 D38C    2129      OUT (MAGIC),A
                2130      XOR  A
                2131      LD   (URINAL),A      ; PRIME THE SOB
068B F05F09  2132      LD  E,(19+C88)
068C 79      2133      LD  R,C
068F 0F      2134      RROCH
0690 0F      2135      RROCH
0691 E63F    2136      AND 3FH
0693 3C      2137      INC  A
0694 57      2138      LD  D,A
0695 15      2139 MP11: DEC  D
0696 2807    2140      JR  Z,MP12-4
0698 3EFF    2141      LD  R,0FFH
069A CDE206  2142      CALL STRIPE
069D 18+6    2143      JR  MP13-5
069F 79      2144 MP12: LD  R,C
069A E60C    2145      AND 03H
06D2 3C      2146      INC  A
06D3 4F      2147      LD  C,A
06D4 FF      2148      XOR  A
06D5 0D      2149 MP13: DEC  C
06D6 2806    2150      JR  Z,MP14-4
06D8 0F      2151      RROCH
06D9 0F      2152      RROCH
06DA 0600    2153      ADD R,1100000000
06DC 18+7    2154      JR  MP13-5
06DE CDE206  2155 MP14: CALL STRIPE
06E1 FF      2156      XOR  A
                2157      ; AND FALL INTO ...
                2158      ; STRIPE PRINTER
                2159      ; HL = ADDRESS OF STRIPE A = DATA E = MASK B = ITERATIONS
                2160      ; OUT HL=HL+1 A = C10+RND
06E2 F5      2161 STRIPE: PUSH HL
06E3 C5      2162      PUSH BC
06E4 3C110F  2163      LD  (URINE),A
06E7 38F4F8  2164      LD  R,(URINE+4/0000)
06E9 4F      2165      LD  C,A
06EB 78      2166 STEPS: LD  R,F
06ED FF      2167      XOR  (HL)
06ED 01      2168      AND  C
06EF FF      2169      XOR  (HL)
06F1 77      2170      LD  (HL),A
06F4 7D      2171      LD  R,E
06F4 0678    2172      ADD R,SYSTEM
06F3 6F      2173      LD  L,A
06F4 7C      2174      LD  R,H
06F5 C400    2175      ADC  R,0
06F7 67      2176      LD  R,H
06F8 10F1    2177      DJNZ STRP5-4
06FA 03      2178      POP  BC
06FB F3      2179      POP  HL
06FC 23      2180      INC  HL
06FD 09      2181      RET
                2183      ; *****
                2184      ; * WRITE ROUTINES *
                2185      ; *****

```

2186 ; NOTES: THE GENERAL CALLING SEQUENCE FOR THE WRITE ROUTINES IS:
 2187 ; INPUT: HL = PATTERN ADDRESS
 2188 ; D = Y COORDINATE
 2189 ; E = X COORDINATE
 2190 ; B = Y SIZE
 2191 ; C = X SIZE
 2192 ; A = MAGIC REGISTER
 2193 ; OUTPUT: DE = SCREEN ADDRESS USED
 2194 ; THESE ROUTINES ARE NESTED, FOR EXAMPLE WRITR FALLS INTO
 2195 ; WRITP, WHICH FALLS INTO WRIT, WHICH FALLS INTO WRITB
 2196 ; ENTRY: WRITE FROM VECTOR
 2197 ; INPUT: HL = PATTERN ADDRESS
 2198 ; IX = VECTOR ADDRESS
 2199 ; OUTPUT: DE, A
 2200 ; SIDE EFFECTS: BLANK BIT SET IN VECTOR STATUS BYTE
 06FE 007E00 2201 MARKIT: LD A, (IX+VBLANK) ; LOAD MR
 0701 005600 2202 LD D, (IX+VBYH) ; LOAD Y
 0704 005E00 2203 LD E, (IX+VBXH) ; LOAD X
 0707 00C00F6 2204 SET VBLANK (IX+VBLANK) ; SET BLANK BIT
 2205 ; ENTRY: WRITE RELATIVE
 2206 ; PURPOSE: WRITING RELATIVE PATTERNS
 2207 ; INPUT: HL, DE, A
 2208 ; OUTPUT: DE
 2209 ; NOTES: PATTERN IS PRECEDED BY RELATIVE DISPLACEMENTS
 2210 ; (X FIRST, THEN Y) AND PATTERN SIZE
 0708 F5 2211 WRITR: PUSH AF ; SAVE MR
 0710 7E 2212 LD A, (HL) ; GET REL X
 070D 23 2213 INC HL
 070E 83 2214 ADD A, E ; ADD TO SUPERIOR X
 070F 5F 2215 LD E, A
 0710 7E 2216 LD A, (HL) ; SAME STORY FOR Y
 0711 23 2217 INC HL
 0712 82 2218 ADD A, D
 0713 57 2219 LD D, A
 0714 F1 2220 POP AF
 2221 ; ENTRY: WRITE WITH PATTERN SIZE SCALE-UP
 2222 ; PURPOSE: WRITING VARIABLE SIZED PATTERNS
 2223 ; INPUT: HL, DE, A
 2224 ; OUTPUT: DE
 2225 ; NOTES: FIRST TWO BYTES POINTED AT BY HL ARE TAKEN
 2226 ; TO BE PATTERN SIZES (X SIZE FIRST)
 0715 4F 2227 MARKITP: LD C, (HL) ; GET X SIZE
 0716 23 2228 INC HL
 0717 46 2229 LD B, (HL) ; AND Y
 0718 23 2230 INC HL
 2231 ; ENTRY: WRITE WITH COORDINATE CONVERSION
 2232 ; INPUT: HL, DE, BC, A
 2233 ; OUTPUT: DE
 0719 006000 2234 MARKITC (HL) MARKITC ; DO CONVERSION
 2235 ; ENTRY: WRITE RESOLUTE
 2236 ; INPUT: HL, BC, A IS MAGIC
 2237 ; DE = ABSOLUTE SCREEN ADDRESS
 071C 0077 2238 MARKITB: BIT MARK0, A ; B0P WRITE WANTED?
 071E 20C0 2239 JR NZ, MARK1L-4 ; MARK1L IF SO
 0720 005F 2240 BIT MARK0ND, A ; EXPAND WANTED?
 0722 20C1 2241 JR NZ, MARK1L-4 ; JUMP IF SO
 2242 ; DO NORMAL? WRITE
 0724 FF 2243 XOR A
 0725 05 2244 MARK: PUSH BC

```

0726 D5      2245      PUSH DE
0727 47      2246      LD B,A          ; ZERO REGISTER B
0728 EDH0    2247      LDIR          ; WRITE A LINE
0729 12      2248      LD (DE),A      ; FLUSH THE SHIFTER
072B D1      2249      POP DE
072C FB      2250      EX DE,HL      ; ADVANCE TO NEXT LINE
072D 0E28    2251      LD C,BYTEHL
072F 09      2252      ADD HL,BC
0730 FB      2253      EX DE,HL
0731 C1      2254      POP BC
0732 10F1    2255      DJNZ M001-$      ; LOOP IF MORE GOODIES
0734 C9      2256      RET
                2257      ; WRITE EXPANDED
0735 FB      2258      M001: EX DE,HL
0736 C5      2259      M001: PUSH BC
0737 F5      2260      PUSH HL
0738 41      2261      LD B,C
0739 1A      2262      M002: LD A,(DE)
073B 13      2263      INC DE
073B 77      2264      LD (HL),A
073C 23      2265      INC HL
073D 77      2266      LD (HL),A
073E 23      2267      INC HL
073F 10F8    2268      DJNZ M002-$
0741 70      2269      LD (HL),B
0742 23      2270      INC HL
0743 70      2271      LD (HL),B
0744 F1      2272      POP HL
0745 0E28    2273      LD C,BYTEHL
0747 09      2274      ADD HL,BC
0748 C1      2275      POP BC
0749 10FB    2276      DJNZ M001-$
074B C9      2277      RET
                2278      ; ROUTINE TO HANDLE FLOPPED CASE
074C 085F    2279      M001: BIT M00ND,A      ; EXPANDED FLOPPED WRITE WANTED?
074E 2016    2280      JR NZ,M003-$      ; JUMP IF YEP
0750 AF      2281      XOR A
0751 C5      2282      M001: PUSH BC
0752 D5      2283      PUSH DE
0753 47      2284      LD B,H
0754 EDH0    2285      M002: LD
0756 1B      2286      DEC DE
0757 1B      2287      DEC DE
0758 FB5007  2288      JP PE,M002
075B 12      2289      LD (DE),A      ; FLUSHETH
075C D1      2290      POP DE
075D FB      2291      EX DE,HL      ; SAME AS NORMAL M001 (0)
075F 0F28    2292      LD C,BYTEHL
0760 09      2293      ADD HL,BC
0761 FB      2294      EX DE,HL
0762 C1      2295      POP BC
0763 10FC    2296      DJNZ M001-$
0765 C9      2297      RET
                2298      ; WRITE EXPANDED FLOPPED ROUTINE
0766 FB      2299      M003: EX DE,HL
0767 C5      2300      M003: PUSH BC
0768 F5      2301      PUSH HL
0769 41      2302      LD B,C
076B 1A      2303      M002: LD A,(DE)

```

```

076B 13      2304      INC DE
076C 77      2305      LD (HL),A
076D 28      2306      DEC HL
076E 77      2307      LD (HL),A
076F 28      2308      DEC HL
0770 10F8    2309      DJNZ MAX2-4
0772 70      2310      LD (HL),B
0773 28      2311      DEC HL
0774 70      2312      LD (HL),B
0775 F1      2313      POP HL
0776 0F28    2314      LD C, BYTEH
0778 09      2315      ADD HL, BC
0779 C1      2316      POP BC
077A 10E8    2317      DJNZ MAX1-4
077C C9      2318      RET

2319 ; NAME:      BLANK FROM VECTOR
2320 ; PURPOSE:     BLANK WITH INFO LOAD FROM VECTOR
2321 ; INPUT:       IX = VECTOR
2322 ;              E = X SIZE
2323 ;              D = Y SIZE
2324 ; NOTES:       THIS ROUTINE BLANKS TO 00
2325 ;              THIS ROUTINE INTERROGATES THE BLANK BIT
2326 ;              AND REFRAINS FROM BLANKING IF NOT SET
2327 ;              IF IT WAS SET, IT IS THEN RESET

077D D0C80176 2328 MVELAN: BIT VBLNK (IX+VBLSTAT) ; IS BLANK BIT SET?
0781 C8      2329      RET Z ; QUIT IF NOT
0782 D0C801B6 2330      RES VBLNK (IX+VBLSTAT) ; KILL BLANK BIT
0786 D0E60E 2331      LD H, (IX+VBLAH) ; LOAD BLANK ADDRESS
0789 D0E60D 2332      LD L, (IX+VBLAL)
078C D0C80076 2333      BIT MRFLOP, (IX+VBLR) ; IS FLOP SET?
0790 2808    2334      JR Z, MVELAN-8 ; JUMP IF NOT
0792 78      2335      LD A, E ; X SIZE TO A
0793 ED44    2336      NEG ; TWO'S COMPLEMENT AND ADD 1
0795 3C      2337      INC A
0796 4F      2338      LD C, A
0797 06FF    2339      LD B, 0FFH
0799 09      2340      ADD HL, BC ; USE TO BACK UP SCREEN ADDRESS
2341 ; UNMASK THE BLANK ADDRESS
079A 2342 MVELAL:
079B C8F4    2343      SET 6, H
079C 0600    2344      LD B, 0 ; ASSUME BLANK TO ZERO
2345 ; NAME:      BLANK AREA
2346 ; PURPOSE:     SETTING N X N REGION TO CONSTANT
2347 ; INPUT:       HL = BLANK ADDRESS
2348 ;              E = X SIZE
2349 ;              D = Y SIZE
2350 ;              R = DATA TO FILL WITH
079D 3F78    2351 MVELAN: LD A, BYTEH ; COMPUTE THE INCREMENT
079E 9C      2352      SUB E
07A0 4F      2353      LD C, A
07A2 78      2354      LD A, B ; A = DATA TO FILL WITH
07A3 43      2355 MVELAH: LD A, E
07A4 77      2356 MVELAL2: LD (HL), A
07A5 23      2357      INC HL
07A6 10FC    2358      DJNZ MVELAN2-4
07A8 09      2359      ADD HL, BC
07A9 15      2360      DEC D
07AB 2047    2361      JR NZ, MVELAH-4
07AD C9      2362      RET

```

```

2363 ; NAME: RESTORE AREA
2364 ; INPUT: HL = SCREEN ADDRESS TO RESTORE TO
2365 ; DE = SAVE AREA ADDRESS
2366 ; NOTE: SIZES ARE LOADED FROM THE SAVE AREA
078D FB 2367 MREST: EX DE,HL
078E 4E 2368 LD C,(HL)
078F 23 2369 INC HL
0790 46 2370 LD B,(HL)
0791 23 2371 INC HL
0792 0F2 2372 SET 6,D ; MAKE SURE WE ARE NORMAL
0794 HF 2373 XOR A
0795 05 2374 MREST: PUSH BC
0796 05 2375 PUSH DE
0797 47 2376 LD B,A
0798 F0F0 2377 LDIR
0799 FB 2378 EX DE,HL
079A E1 2379 POP HL
079C 0E28 2380 LD C,BYTEPL
079E 09 2381 ADD HL,BC
079F FB 2382 EX DE,HL
07C0 03 2383 POP BC
07C1 10F2 2384 DJNZ MREST-4
07C3 09 2385 RET
2387 ; *****
2388 ; * CHARACTER DISPLAY ROUTINES *
2389 ; *****
2390 ; NAME: DISPLAY STRING
2391 ; PURPOSE: MESSAGE DISPLAY
2392 ; INPUT: ED = X, Y COORDINATES
2393 ; HL = STRING ADDRESS
2394 ; IX = FONT DESCRIPTOR
2395 ; OUTPUT: D,E FILTERED AS IN DISPLAY CHARACTER
2396 ; STACK USE: 4 BYTES (EXCLUDING USE BY SYSPCH)
2397 ; EXPLANATION: AS EACH CHARACTER IS BROUGHT IN, IT
2398 ; IS TESTED FOR BEING A LIST TERMINATOR (CHAR = 0)
2399 ; IF IT ISN'T, DISPLAY CHARACTER IS CITED AND THE
2400 ; TEST IS REPEATED FOR THE NEXT CHARACTER. THUS
2401 ; A NULL STRING IS HANDLED PROPERLY.
07C4 7E 2402 STRNEW: LD A,(HL) ; GET CHARACTER
07C5 A7 2403 AND A ; BE IT A TERMINATOR?
07C6 08 2404 RET Z ; QUIT IF SO
07C7 F0F0 2405 JP M,STR01 ; DISPLAY IF ALT FONT
07C8 FF64 2406 CP 64H ; SUCK IN STRING?
07C9 3066 2407 JR NC,STR02-4 ; JUMP IF YES
07CF 0E107 2408 STR01: CALL DISPCN ; SHOW CHR
07D1 23 2409 INC HL ; ADVANCE TO NEXT CHAR
07D2 10F0 2410 JR STRNEW-4 ; AND LOOP
07D4 F617 2411 STR02: AND 10111B ; MAKE SUCK MASK
07D6 47 2412 LD B,A
07D7 23 2413 INC HL
07D8 FB 2414 EX DE,HL
07D9 0F000 2415 CALL MSUCK3
07DC 0F000 2416 CALL RELO
07DE 10E3 2417 JR STRNEW-4 ; GO AFTER NEXT CHARACTER
2418 ; *****
2419 ; * CHARACTER DISPLAY ROUTINE *
2420 ; *****
2421 ; INPUT: A = CHARACTER
2422 ; C = OPTIONS

```

```

2423 ; D = Y COORDINATE
2424 ; E = X COORDINATE
2425 ; IX = FONT DESCRIPTOR
2426 ; (ONLY IF ALTERNATE FONT USED)
2427 ; OUTPUT: BE UPDATED TO POINT AT NEXT CHARACTER FRAME
2428 ; NOTES: THE OPTION BYTE IS FORMATTED AS FOLLOWS:
2429 ;      BITS  CONTENTS
2430 ;      ----  -
2431 ;      0-1   OFF COLOR FOR EXPANSION
2432 ;      2-3   ON COLOR FOR EXPANSION
2433 ;      4     OR OPTION
2434 ;      5     XOR OPTION
2435 ;      6-7   ENLARGEMENT FACTOR (N+1)X
2436 ;
2437 ; CHARACTERS BETWEEN 1 AND 2EH AND BETWEEN 80H AND 9EH
2438 ; ARE INTERPRETED AS THE CHARACTERS. THEY CHOSE THE
2439 ; COLOR REPRESENTED BY D AND E TO BE SPREAD OVER N
2440 ; CHARACTER POSITIONS, WHERE N = CHAR AND 2EH
2441 ; CHARACTERS BETWEEN 20H AND 7EH ARE TAKEN AS REFERENCES TO
2442 ; THE SYSTEM STANDARD 5 X 7 CHARACTER FONT. CHARACTERS
2443 ; BETWEEN 00H AND 0EH REFER TO THE USER SUPPLIED ALTERNATE
2444 ; CHARACTER FONT. THIS FONT IS DESCRIBED BY A FONT
2445 ; DESCRIPTOR TABLE OF THE FOLLOWING FORMAT:
2446 ; *****
2447 ; * 0 * BASE CHARACTER VALUE *
2448 ; *****
2449 ; * 1 * X FRAME SIZE *
2450 ; *****
2451 ; * 2 * Y FRAME SIZE *
2452 ; *****
2453 ; * 3 * X PATTERN SIZE (BYTES) *
2454 ; *****
2455 ; * 4 * Y PATTERN SIZE *
2456 ; *****
2457 ; * 5 * PATTERN TABLE *
2458 ; * 6 * ADDRESS *
2459 ; *****
07E1 C5 2460 DISCH: PUSH BC
07E2 E5 2461      PUSH HL
07E3 D0E5 2462      PUSH IX
07E5 A7 2463      AND A
07E6 FFE07 2464      JP M,DISCH ; JUMP IF YES
07E9 D0210602 2465      LD IX,SYSPNT
07ED FF20 2466 DISCH: CP 20H ; IS CHAR < 20H?
07EF 3000 2467      JR NC,DISCH-4 ; JUMP IF NOT
07F1 F5 2468 DISCH: PUSH AF ; LOOP TO SPACE OVER
07F2 C04F00 2469      CALL NXTFRM
07F5 C04F00 2470      CALL FINDEX ; STORE IT BACK
07F8 F1 2471      POP AF
07F9 30 2472      DEC A
07FH 2045 2473      JR NZ,DISCH-4
07FC 183B 2474      JR DISCH-4 ; JUMP TO EXIT
07FE D04600 2475 DISCH: SUB (IX+1995F) ; SUBTRACT BASE CHAR
0801 5F 2476      LD E,A
0802 1600 2477      LD D,B
0804 210000 2478      LD HL,0
0807 D04F00 2479      LD C,(IX+1997F) ; MULTIPLY CHARACTER
0809 D04604 2480 DISCH: LD B,(IX+19512) ; BY PATTERN SIZE
080B 19 2481 DISCH: ADD HL,DF

```

```

000E 104D 2482      DJNZ DISCH3-4
0010 00 2483      DEC C
0011 2047 2484      JR NZ,DISCH2-4
0013 D05606 2485      LD D,(IX+11PHD) ; ADD TO TABLE START
0016 D05405 2486      LD E,(IX+11PIL)
0019 19 2487      ADD HL,DE
                2488 ; COMPUTE POSITION WHERE NEXT CHARACTER WOULD GO
                2489 ; AND SAVE
001A C04E09 2490      CALL NXTFRM ; STEP COORDINATES TO NEXT FRAME
001D D5 2491      PUSH DE ; SAVE
001F D04604 2492      LD R,(IX+11YS12)
0021 05 2493 DISCH4: PUSH BC
0022 E5 2494      PUSH HL
0025 C16005 2495      CALL WRITEN
0028 E3 2496      POP HL
002B D05103 2497      LD C,(IX+11BYE) ; STEP TO NEXT LINE OF PATTERN
002E 00 2498      AND HL,BC
0031 03 2499      POP BC
003C FD7E05 2500      LD A,(1Y+CHD) ; ADVANCE Y COORDINATE
003F 81 2501      ADD A,C
0030 FD7705 2502      LD (1Y+CHD),A
0033 104C 2503      DJNZ DISCH4-4
0035 D1 2504      POP DE ; RESTORE NEW POSITION
0036 C0440C 2505      CALL FINEL3 ; STUFF DE BACK INTO CONTEXT
0039 D043 2506 DISCH5: POP IX
003B E1 2507      POP HL
003C 01 2508      POP BC
003D 09 2509      RET
                2510 ; SUBROUTINE TO CONVERT ENLARGEMENT FACTOR TO ITERATION COUNT
                2511 ; INPUT: MODE BYTE FROM CONTEXT SAVE AREA
                2512 ; OUTPUT: R,A = ITERATION COUNT
003E FD7E06 2513 DCLCTB: LD A,(1Y+CBC) ; GET MODE BYTE
0041 07 2514      RLC A
0042 07 2515      RLC A
0043 E603 2516      AND B3 ; ISOLATE ENLARGEMENT FACTOR
0045 3C 2517      INC A
0046 47 2518      LD B,A
0047 AF 2519      XOR A
0048 37 2520      SCF
0049 8F 2521 DCLCT1: ADC A,B
0040 10FD 2522      DJNZ DCLCT1-4
004C 47 2523      LD B,A
004D 09 2524      RET
                2525 ; SUBROUTINE TO UPDATE COORDINATES TO POINT AT NEXT CHARACTER
                2526 ; FRAME:
                2527 ; INPUT: COORDINATES TAKEN FROM CBO,CHC IN CONTEXT BLOCK
                2528 ; OUTPUT: UPDATED COORDINATES RETURNED IN D AND E
                2529 ; R,B = (10+REFFD), C=ENLARGE FACTOR CONVERTED
004E C03E08 2530 NXTFRM: CALL DCLCTB ; GET ITERATION COUNT
0051 48 2531      LD C,B ; SAVE
0052 F15605 2532      LD D,(1Y+CHD) ; GET Y COORD
0055 FD7F04 2533      LD A,(1Y+CHC) ; GET X COORD
0058 D06601 2534 NXTFR1: ADD A,(1X+11FSX) ; ADD X FRAME SIZE
005B 10FB 2535      DJNZ NXTFR1-4 ; 2**ENLARGE TIMES
005D FE00 2536      CP 160 ; PAST RIGHT EDGE OF SCREEN?
005F 3809 2537      JR C,NXTFR2-4
0061 70 2538      LD A,D
0062 41 2539      LD B,C
0063 D06602 2540 NXTFR2: ADD A,(1X+11FSY) ; YEP - ADVANCE VERTICAL

```



```

0066 10F8 2541 DJNZ N0TER2-4
0068 57 2542 LD D,A
0069 AF 2543 XOR A
006A 5F 2544 N0TER3: LD E,A
006B C9 2545 RET
2546 ; SUBROUTINE TO WRITE ONE LINE OF A PATTERN WITH ENLARGE
2547 ; AND EXPAND
2548 ; ENTRY: HL = SOURCE IX = FONT TABLE
006C D0F0 2549 WRTLINE: LD C,(IX+1*BYTE)
006D 0600 2550 LD B,B
006E 10F5 2551 PUSH IX ; CAPTURE STACK POINTER
006F 10F0 2552 LD IX,B
0070 D0F4 2553 ADD IX,SP
0071 D0F5 2554 PUSH IX ; SAVE CAPTURED STACK
0072 D1 2555 POP IX ; DE = CAPTURED STACK
0073 3F00 2556 LD A,00H ; SET EXPAND TO 00.11
0074 D319 2557 OUT (XPAND),A
0075 3F00 2558 LD A,00H ; SET EXPAND BIT
0076 D30C 2559 OUT (MAGIC),A
0077 FD7F06 2560 LD R,(1Y+CBC) ; GET CONTROL BYTE
0078 E600 2561 AND 000H ; ISOLATE ENLARGE AMOUNT
0079 2803 2562 JR Z,WRT13-4 ; JUMP IF ZERO
007A 07 2563 R00H
007B 07 2564 R00H
007C EB 2565 WRT11: EX DE,HL
007D 07 2566 AND A ; CLEAR CARRY BIT
007E E102 2567 SEC HL,BC ; COMPUTE STACK FRAME SIZE
007F E102 2568 SEC HL,BC
0080 F9 2569 LD SP,HL ; SEIZE STACK SPACE
0081 C904 2570 RES 6,H ; MAGICIFY THE ADDRESS
0082 F5 2571 PUSH AF
0083 41 2572 LD B,C
0084 10 2573 WRT12: LD A,(DE) ; GET SOURCE BYTE
0085 13 2574 INC DE
0086 77 2575 LD (HL),A ; EXPAND IT
0087 23 2576 INC HL
0088 77 2577 LD (HL),A ; FLUSHETH
0089 23 2578 INC HL
008A 10F8 2579 DJNZ WRT12-4
008B C801 2580 SLA C
008C F3 2581 POP AF
008D 210000 2582 LD HL,0 ; CAPTURE STACK TOP AGAIN
008E 39 2583 ADD HL,SP
008F 54 2584 LD D,H ; SET DE=HL
0090 5D 2585 LD E,L ; FOR NEXT DEST COMBO
0091 3D 2586 DEC A
0092 2003 2587 JR NZ,WRT11-4
2588 ; NOW DO WRITE TO SCREEN
009C C03F00 2589 WRT1: MVI D,000H ; GET ITERATION COUNTER
009D C07400 2590 MVI D,000H
009E FD7F06 2591 LD R,(1Y+CBC)
009F D319 2592 OUT (XPAND),A
00A0 F600 2593 AND 030H
00A1 F600 2594 OR 8
00A2 C06000 2595 CALL KELLTA
00A3 EB 2596 EX DE,HL
00A4 F5 2597 WRT14: PUSH AF
00A5 C5 2598 PUSH BC
00A6 D5 2599 PUSH DE

```

```

0802 E5      2600      PUSH HL
0803 45      2601      LD B,C
0804 5A      2602      NR115: LD A,(DE)
0805 13      2603      INC DE
0806 77      2604      LD (HL),A
0807 23      2605      INC HL
0808 77      2606      LD (HL),A
0809 23      2607      INC HL
080A 10F8    2608      DJNZ NR115-$
080B F0F0H   2609      LD A,(IY+0FH) ; IS FLUSHOUT NEEDED?
080C F0F7    2610      AND AC
080D 2900    2611      JR Z,NR116-1 ; JUMP IF NOT
080E 70      2612      LD (HL),B
080F E3      2613      NR116: POP HI ; STEP TO NEXT LINE
0810 FE28    2614      LD C,BYTEHL
0811 09      2615      AND HL,BC
0812 D1      2616      POP DE
0813 C3      2617      POP HC
0814 F3      2618      POP AF
0815 D30C    2619      OUT (MAGIC),A
0816 10E0    2620      DJNZ NR114-$
0817 D0F9    2621      LD SP,IX ; RESTORE STACK
0818 D0E1    2622      POP IX
0819 C9      2623      RET

```

```

2625 ; MACRO TO GENERATE CHARACTER PATTERN TABLE ENTRY

```

```

2626 DEFCHR MACR #A,#B,#C,#D,#E,#F,#G

```

```

2627     DEF B #A

```

```

2628     DEF B #B

```

```

2629     DEF B #C

```

```

2630     DEF B #D

```

```

2631     DEF B #E

```

```

2632     DEF B #F

```

```

2633     DEF B #G

```

```

2634     ENDM

```

```

2636 ; LARGE CHARACTER SET (8 X 8)

```

```

08F4      2637      LRGCCHR
08E4      2638      DEFCHR 000H,000H,000H,000H,000H,000H,000H,000H ; SPACE
08EB      2639      DEFCHR 020H,020H,020H,020H,020H,000H,020H ; !
08F2      2640      DEFCHR 050H,050H,050H,000H,000H,000H,000H ; "
08F9      2641      DEFCHR 040H,040H,0F0H,040H,0F0H,040H,040H ; #
0900      2642      DEFCHR 020H,070H,000H,070H,000H,0F0H,020H ; $
0907      2643      DEFCHR 0C0H,0C0H,010H,020H,040H,050H,010H ; %
090E      2644      DEFCHR 060H,090H,040H,050H,0A0H,050H,060H ; &
0915      2645      DEFCHR 060H,060H,060H,000H,000H,000H,000H ; '
091C      2646      DEFCHR 030H,020H,020H,020H,020H,020H,010H ; (
0923      2647      DEFCHR 040H,020H,020H,020H,020H,020H,040H ; )
0928      2648      DEFCHR 000H,0A0H,070H,040H,070H,0A0H,000H ; *
0933      2649      DEFCHR 000H,020H,070H,0F0H,020H,020H,000H ; +
0938      2650      DEFCHR 000H,000H,000H,050H,050H,020H,040H ; ,
093F      2651      DEFCHR 000H,000H,000H,0F0H,000H,000H,000H ; .
0946      2652      DEFCHR 000H,000H,000H,000H,000H,050H,050H ; /
094D      2653      DEFCHR 000H,000H,010H,020H,040H,050H,010H ;
0954      2654      DEFCHR 070H,000H,000H,000H,000H,000H,070H ; 0
095B      2655      DEFCHR 020H,060H,020H,020H,020H,020H,070H ; 1
0962      2656      DEFCHR 070H,000H,000H,070H,000H,000H,0F0H ; 2

```

0969	2657	DEFCHR 070H 080H 090H 0A0H 0B0H 0C0H 0D0H ; 3
0970	2658	DEFCHR 0E0H 0F0H 100H 110H 120H 130H 140H ; 4
0977	2659	DEFCHR 150H 160H 170H 180H 190H 1A0H 1B0H ; 5
097A	2660	DEFCHR 1C0H 1D0H 1E0H 1F0H 200H 210H 220H ; 6
0985	2661	DEFCHR 230H 240H 250H 260H 270H 280H 290H ; 7
098C	2662	DEFCHR 2A0H 2B0H 2C0H 2D0H 2E0H 2F0H 300H ; 8
0993	2663	DEFCHR 310H 320H 330H 340H 350H 360H 370H ; 9
0998	2664	DEFCHR 380H 390H 3A0H 3B0H 3C0H 3D0H 3E0H ; :
09D0	2665	DEFCHR 3F0H 400H 410H 420H 430H 440H 450H ; ;
09E3	2666	DEFCHR 460H 470H 480H 490H 4A0H 4B0H 4C0H ; <
09F1	2667	DEFCHR 4D0H 4E0H 4F0H 500H 510H 520H 530H ; =
09A6	2668	DEFCHR 540H 550H 560H 570H 580H 590H 5A0H ; >
09AD	2669	DEFCHR 5B0H 5C0H 5D0H 5E0H 5F0H 600H 610H ; ?
09C4	2670	DEFCHR 620H 630H 640H 650H 660H 670H 680H ; @
09CB	2671	DEFCHR 690H 6A0H 6B0H 6C0H 6D0H 6E0H 6F0H ; A
09D2	2672	DEFCHR 700H 710H 720H 730H 740H 750H 760H ; B
09D9	2673	DEFCHR 770H 780H 790H 7A0H 7B0H 7C0H 7D0H ; C
09E0	2674	DEFCHR 7E0H 7F0H 800H 810H 820H 830H 840H ; D
09E7	2675	DEFCHR 850H 860H 870H 880H 890H 8A0H 8B0H ; E
09EE	2676	DEFCHR 8C0H 8D0H 8E0H 8F0H 900H 910H 920H ; F
09F5	2677	DEFCHR 930H 940H 950H 960H 970H 980H 990H ; G
09FC	2678	DEFCHR 9A0H 9B0H 9C0H 9D0H 9E0H 9F0H 900H ; H
0A03	2679	DEFCHR 910H 920H 930H 940H 950H 960H 970H ; I
0A0A	2680	DEFCHR 980H 990H 9A0H 9B0H 9C0H 9D0H 9E0H ; J
0A11	2681	DEFCHR 9F0H 900H 910H 920H 930H 940H 950H ; K
0A18	2682	DEFCHR 960H 970H 980H 990H 9A0H 9B0H 9C0H ; L
0A1F	2683	DEFCHR 9D0H 9E0H 9F0H 900H 910H 920H 930H ; M
0A26	2684	DEFCHR 940H 950H 960H 970H 980H 990H 9A0H ; N
0A2D	2685	DEFCHR 9B0H 9C0H 9D0H 9E0H 9F0H 900H 910H ; O
0A34	2686	DEFCHR 920H 930H 940H 950H 960H 970H 980H ; P
0A3B	2687	DEFCHR 970H 980H 990H 9A0H 9B0H 9C0H 9D0H ; Q
0A42	2688	DEFCHR 9E0H 9F0H 900H 910H 920H 930H 940H ; R
0A49	2689	DEFCHR 950H 960H 970H 980H 990H 9A0H 9B0H ; S
0A50	2690	DEFCHR 9C0H 9D0H 9E0H 9F0H 900H 910H 920H ; T
0A57	2691	DEFCHR 930H 940H 950H 960H 970H 980H 990H ; U
0A5E	2692	DEFCHR 980H 990H 9A0H 9B0H 9C0H 9D0H 9E0H ; V
0A65	2693	DEFCHR 960H 970H 980H 990H 9A0H 9B0H 9C0H ; W
0A6C	2694	DEFCHR 9C0H 9D0H 9E0H 9F0H 900H 910H 920H ; X
0A73	2695	DEFCHR 9E0H 9F0H 900H 910H 920H 930H 940H ; Y
0A7A	2696	DEFCHR 9F0H 900H 910H 920H 930H 940H 950H ; Z
0A81	2697	DEFCHR 970H 980H 990H 9A0H 9B0H 9C0H 9D0H ; [
0A88	2698	DEFCHR 9D0H 9E0H 9F0H 900H 910H 920H 930H ; \
0A8F	2699	DEFCHR 9E0H 9F0H 900H 910H 920H 930H 940H ;]
0A96	2700	DEFCHR 920H 930H 940H 950H 960H 970H 980H ; ^
0A9D	2701	DEFCHR 900H 910H 920H 930H 940H 950H 960H ; _
0AA4	2702	DEFCHR 970H 980H 990H 9A0H 9B0H 9C0H 9D0H ; DOWN ARROW
0AA8	2703	DEFCHR 900H 910H 920H 930H 940H 950H 960H ; RIGHT ARROW
0AA2	2704	DEFCHR 900H 910H 920H 930H 940H 950H 960H ; MULTIPLY
0AB9 00	2705	DEFB 0
0ABA 20	2706	DEFB 20H
0ABB 00	2707	DEFB 0
0ABC FB	2708	DEFB 0FAH
0ABD 00	2709	DEFB 0
0ABE 20	2710	DEFB 20H
	2711	; ** LAST BYTE OF DIVIDE IS ZERO, WHICH HAPPENS TO BE FIRST
	2712	; BYTE OF ...
	2713	; SMALL CHARACTERS (4 X 6)
0AB4	2714	SMALLCHR
0AB4	2715	DEFS 000H 000H 000H 000H 000H ; SPACE

```

0004 00E4 2717 MJUMP POP IX
0006 F3 2718 FX (SP),HL
0007 00F4 2719 JP (IX)
2721 ; NAME: CONVERT KEY CODE TO ASCII
2722 ; PURPOSE: SAME
2723 ; INPUT: A=KEY CODE
2724 ; OUTPUT: A=ASCII EQUIVALENT
2725 ; HOW: TABLE LOOKUP

```

```

0009 2726 MKCTAB:
0009 48 2727 LD C,B
000A 0600 2728 LD B,0
000C 21050A 2729 LD HL,KCTAB
000F 09 2730 ADD HL,BC
0010 7F 2731 LD B,(HL)
0011 FD7709 2732 (B-ROG): LD (1Y+CBH),A
0014 09 2733 RET

```

```

0015 2735 KCTAB:
0015 20 2736 DEFB ' ' ; SPACE
0016 43 2737 DEFB 'C' ; BULLET
0017 5F 2738 DEFB 5EH ; UP ARROW
0018 5C 2739 DEFB 5CH ; DOWN ARROW
0019 25 2740 DEFB 'Z' ;
001A 52 2741 DEFB 'R' ; RECALL
001B 53 2742 DEFB 'S' ; STORE
001C 38 2743 DEFB '+' ; PLUS-MINUS
001D 2F 2744 DEFB '/' ; DIVIDE
001E 37 2745 DEFB '7' ;
001F 38 2746 DEFB '8' ;
0020 39 2747 DEFB '9' ;
0021 24 2748 DEFB '*' ; TIMES
0022 34 2749 DEFB '4' ;
0023 35 2750 DEFB '5' ;
0024 36 2751 DEFB '6' ;
0025 2D 2752 DEFB '-' ; MINUS
0026 33 2753 DEFB '1' ;
0027 32 2754 DEFB '2' ;
0028 33 2755 DEFB '3' ;
0029 2B 2756 DEFB '+' ; PLUS
002A 26 2757 DEFB 'R' ; ICE
002B 30 2758 DEFB '0' ;
002C 2E 2759 DEFB '.' ; POINT
002D 3D 2760 DEFB '=' ; EQUALS

```

```

2762 ; NAME: FILL AREA
2763 ; PURPOSE: SET REGION OF SCREEN TO CONSTANT VALUE
2764 ; INPUT: A = DATA TO FILL WITH
2765 ; BC = NUMBER OF BYTES TO FILL
2766 ; DE = STARTING ADDRESS OF REGION TO FILL

```

```

002F 00 2767 MJL1: EX DE,HL
0030 77 2768 MJL1: LD (HL),A ; STUFF BYTE
0031 0000 2769 CP ; COMP HL, DEC BC
0032 000000 2770 JP NZ,MJL1
0033 00 2771 RET

```

```

2773 ; NAME: RELATIVE TO ABSOLUTE
2774 ; PURPOSE: COORDINATE CONVERSION
2775 ; INPUT: E = X COORDINATE
2776 ; D = Y COORDINATE
2777 ; A = MAGIC REGISTER VALUE TO USE

```

```

2778 ; OUTPUT: DE = ABSOLUTE ADDRESS
2779 ; A = MAGIC REGISTER TO USE
2780 ; MAGIC ENTRY POINT
00F6 C08800 2781 MKLRA: CALL RELTA
00F9 1805 2782 JR MKLRA2-4
2783 ; NONMAGIC ENTRY POINT
00FH C04F00 2784 MKLRA: CALL RELTA
00FE C042 2785 SET 6,D ; NONMAGIC THE ADDRESS
0000 FD7004 2786 MKLRA2: LD (1Y+C0E),E ; UPDATE CB DE
0003 FD7005 2787 LD (1Y+C0D),D
0006 1809 2788 MKROG: JR GR0G-4
2789 ; MAGIC ENTRY POINT
0008 C04E00 2790 RELTA: CALL RELTAL
000B D300 2791 OUT (MAGIC),A
000D C9 2792 RET
000E 00 2793 CKSUM2: DEFB 0 ; *** CHECKSUM ***
000F 2794 DEFS 0E0H,0F0H,0A0H,0F0H,0E0H ; 0
0014 2795 DEFS 040H,040H,040H,040H,040H ; 1
0019 2796 DEFS 0E0H,020H,0E0H,080H,0E0H ; 2
001E 2797 DEFS 0E0H,020H,060H,020H,0E0H ; 3
0023 2798 DEFS 0A0H,0A0H,0E0H,020H,020H ; 4
0028 2799 DEFS 0E0H,080H,0E0H,020H,0E0H ; 5
002D 2800 DEFS 0E0H,080H,0E0H,0A0H,0E0H ; 6
0032 2801 DEFS 0E0H,020H,020H,020H,020H ; 7
0037 2802 DEFS 0E0H,0A0H,0E0H,0A0H,0E0H ; 8
003C 2803 DEFS 040H,0A0H,0E0H,020H,0E0H ; 9
0041 2804 DEFS 000H,0A0H,0A0H,0A0H,0A0H ; :
0046 2805 DEFS 0A0H,0E0H,0E0H,0E0H,0E0H ; BULLET

2807 ; MOVE ROUTINE
004B E000 2808 MOVE: LDTR
004D C9 2809 RET

2811 ; SYSTEM ENTRY POINT FOR NONMAGIC ADDRESSES
004E E5 2812 RELTAL: PUSH HL
004F E0FC 2813 AND 04CH ; TOSS OUT SHIFT AMOUNT
0051 6F 2814 LD L,A ; SAVE
0052 7B 2815 LD A,E ; GET X
0053 E603 2816 AND 03H ; ISOLATE SHIFT AMOUNT
0055 B5 2817 OR L ; COMBINE WITH MR
0056 F5 2818 RELTAP: PUSH AF
0057 E640 2819 AND 040H ; IS FLOPPED BIT SET?
0059 7B 2820 LD A,F
005A 2804 2821 JR Z,RELTA3-4 ; JUMP IF NOT
005C 7F 2822 CPL ; YEP - UNFLOP THE COORDINATE
005D C600 2823 ADD A,160
005F 6A 2824 RELTAX: LD L,D ; HL = Y
0060 2600 2825 LD H,0
0062 29 2826 ADD HL,H ; SET HL = Y * 8
0063 29 2827 ADD HL,H
0064 29 2828 ADD HL,H
0065 54 2829 LD D,H
0066 5D 2830 LD E,L
0067 29 2831 ADD HL,H ; SET HL = Y * 32
0068 29 2832 ADD HL,H
0069 19 2833 ADD HL,DE ; SET HL = Y * 40

```

```

0064 0803 2834 SRL R ; R = X 4
0065 080F 2835 SRL R
0066 5F 2836 LD F, R
0067 1600 2837 LD D, 0
0071 19 2838 ADD HL, DE ; HL = Y * 40 + X 4
2839 JF NINDWR-1
2840 ENDF
0072 FB 2841 EX DE, HL

```

```

2843 ; NAME: RETURN FROM MACRO SUBROUTINE
2844 ; PURPOSE: RETURN CONTROL TO CALLER
2845 ; THIS CODE WAS 'STOLEN' FROM RELABS SINCE
2846 ; IT DOES THE STACK CLEANUP THAT MRF1 DOES
0073 F1 2847 MRF1: POP AF
0074 E1 2848 POP HL
0075 C9 2849 RET

```

```

2851 ; ENTRY FOR USER
0076 0D7000 2852 INDIR: CALL XNIB
0079 1858 2853 JR MRF0-1

```

```

2855 ; NAME: INDEX NIBBLE
2856 ; PURPOSE: LOAD OF SPECIFIED NIBBLE RELATIVE TO BASE ADDR
2857 ; INPUT: C = NIBBLE NUMBER
2858 ; HL = BASE ADDRESS
2859 ; OUTPUT: NIBBLE RETURNED RIGHT JUSTIFIED IN R
2860 ; DESCRIPTION: BYTE = NIBBLE * 2+BASE
2861 ; THE LOW ORDER NIBBLE OF A GIVEN BYTE IS ADDRESSED
2862 ; BY AN EVEN NIBBLE NUMBER.
0078 F5 2863 XNIB: PUSH HL
007C C5 2864 PUSH HL
007D 0600 2865 LD R, 0
007E 0804 2866 SRL C
0080 09 2867 ADD HL, BC
0082 7F 2868 LD R, (HL)
0083 C1 2869 POP BC
0084 C001 2870 R11 R, C
0086 2800 2871 JR Z, XNIB1-1
0088 04 2872 RRC R
0089 04 2873 RRC R
008A 0F 2874 RRC R
008B 0F 2875 RRC R
008C E60F 2876 XNIB1: AND R, H
008F F1 2877 POP HL
0090 C9 2878 RET

```

```

2880 ; NAME: STORE NIBBLE
2881 ; PURPOSE: NIBBLE STORING (!)
2882 ; INPUT: R = NIBBLE TO STORE
2883 ; C = NIBBLE NUMBER (AS IN XNIB)
2884 ; HL = BASE ADDRESS
0090 E5 2885 PUNIB: PUSH HL
0091 C5 2886 PUSH BC
0092 0600 2887 LD R, 0
0094 0809 2888 SRL C

```

```

0096 09 2089 ADD HL,BC
0097 03 2090 POP BC
0098 0B41 2091 BIT 0,C
0099 2089 2092 JR Z,PUNH1-4
                2093 ; H.O. CASE - SHIFT 11
009C 07 2094 RLC A
009D 07 2095 RLC A
009E 07 2096 RLC A
009F 07 2097 RLC A
00A0 0F 2098 XOR (H) ; NEXT COMBINE TRICK (SEE DOJ JUNE 76)
00A1 E6F0 2099 AND 0F0H ; PG. 9)
00A2 1003 2900 JR PUNH2-4
00A5 0F 2901 PUNH1: XOR (H) ; L.O. CASE
00A6 E60F 2902 AND 0FH
00A8 0F 2903 PUNH2: XOR (H)
00A9 77 2904 LD (HL),A
00AA E1 2905 POP HL
00AB 09 2906 RET

```

```

2908 ; NAME: INDEX WORD TABLE (WORD INDEX)
2909 ; PURPOSE: TO INDEX AN ARRAY OF DEFW'S
2910 ; INPUTS: A=INDEX NUMBER (0-255)
2911 ; HL -> TABLE ENTRY 0
2912 ; OUTPUTS: DE = ENTRY LOOKED UP
2913 ; HL = POINTER TO ENTRY IN TABLE
00AC 5F 2914 MINDB: LD E,A
00AD 1600 2915 LD D,0
00AF 0B23 2916 SLA F
00B1 0B12 2917 RL D ; DE*2
00B3 19 2918 ADD HL,DE
00B4 5E 2919 LD E,(HL)
00B5 23 2920 INC HL
00B6 56 2921 LD D,(HL)
00B7 2B 2922 DEC HL
00B8 0B400 2923 STILLDE: CALL FINDLX
00B9 1B7B 2924 JR MINDB1-4 ; JOIN STORE IN INDEX BYTE
2926 ; NAME: INDEX BYTE TABLE
2927 ; PURPOSE: TABLE LOOKUP
2928 ; INPUTS: A = INDEX NUMBER
2929 ; OUTPUT: A = VALUE OF BYTE
2930 ; HL = POINTER TO TABLE ENTRY
00BD 5F 2931 MINDB: LD E,A
00BE 1600 2932 LD D,0
00C0 19 2933 ADD HL,DE
00C1 7F 2934 LD A,(HL)
00C2 FD7769 2935 LD (1Y+0BH),A
00C5 FD740B 2936 MINDB1: LD (1Y+0BH),H
00C8 FD750A 2937 LD (1Y+0BL),L
00CB 09 2938 RET

```

```

2940 ; NAME: DISPLAY TIME
2941 ; PURPOSE: DISPLAY TIME ON SCREEN
2942 ; INPUTS: E = X COORD
2943 ; D = Y COORD
2944 ; C = SAME AS DISCR OPTIONS EXCEPT BIT 7 = 1
2945 ; TO DISPLAY COLON AND SECONDS
2946 ; OUTPUTS: NONE

```

```

0000 2947 MDIST1:
0001 00210002 2948 LD IX,SMI_FNT
0002 0642 2949 LD R,42H
0003 21EF4F 2950 LD HL,GTHINS
0004 05 2951 PUSH BC
0005 F1C066E 2952 RFS Z,(Y+CBC)
0006 0DE14B 2953 CALL BCDISP
0007 03 2954 POP BC
0008 0879 2955 BIT Z,C
0009 08 2956 RET Z
000A 3F04 2957 LD R,00H+30H
000B 0DE107 2958 CALL DISPOH
000C 0642 2959 LD R,42H
000D 21ED4F 2960 LD HL,G1SECS
2961 ; AND FALL INTO ...

```

```

2963 ; NAME: DISPLAY BCD NUMBER
2964 ; INPUT: B = NUMBER DISPLAY OPTIONS
2965 ; C = CHARACTER DISPLAY OPTIONS
2966 ; DE = V,X COORDINATES
2967 ; HL = NUMBER ADDRESS (POINTS AT 10 BYTE)
2968 ; IX = ALTERNATE FONT (IF USED)
2969 ; OUTPUT: DE UPDATED
2970 ; DESCRIPTION: THIS ROUTINE CONVERTS EACH NIBBLE INTO
2971 ; ASCII AND DISPLAYS IT THE NORMALLY ILLEGAL BCD
2972 ; VALUES ARE DISPLAYED AS COOS OR THIR 2F RESPECTIVELY.
2973 ; THE NUMBER DISPLAY OPTIONS BYTE IS FORMATED AS FOLLOWS:
2974 ; BIT 7 SET IF LEADING ZERO SUPPRESSION WANTED
2975 ; BIT 6 SET IF USE OF ALTERNATE FONT WANTED
2976 ; BITS 5-0 NUMBER OF DIGITS TO DISPLAY (NOT NUMBER OF BYTES!!!)
000F 78 2977 BCDISP: LD R,R ; GET OPTIONS
0010 E63F 2978 AND 3FH ; ISOLATE NUMBER OF DIGITS
0011 3D 2979 BCD00: DEC R
0012 F8 2980 RET R ; QUIT IF NULL OR NO MORE
0013 4F 2981 LD C,R ; SAVE
0014 0D7E04 2982 CALL XNIB ; GET NEXT DIGIT
0015 2007 2983 JR NZ,BCD01-$ ; JUMP IF NONZERO
0016 0878 2984 BIT Z,R ; IS ZERO SUPPRESS ON?
0017 2003 2985 JR Z,BCD01-$ ; JUMP IF NOT
0018 04 2986 OR C ; LAST DIGIT?
0019 2004 2987 JR NZ,BCD01-$ ; JUMP IF NOT
001A 0348 2988 BCD01: RES Z,B ; CLEAR LEADING ZERO FLAG
001B 0606 2989 ADD R,6
001C E60F 2990 AND 0FH
001D 062F 2991 ADD R,20H
001E 087D 2992 BCD02: BIT 6,B ; ALTERNATE FONT?
001F 2002 2993 JR Z,BCD03-$ ; JUMP IF NO
0020 F680 2994 OR 00H ; YEA - SET THE BIT
0021 0DE107 2995 BCD03: CALL DISPOH ; DISPLAY THE CHAR
0022 79 2996 LD R,C ; GET LOOP COUNTER IN R
0023 18D0 2997 JR BCD06-$ ; AND GO FOR NEXT
0024 3F20 2998 BCD04: LD R,' ' ; LEADING ZERO - WRITE A SPACE
0025 18F0 2999 JR BCD02-$

```

```

3001 ; NAME: INCREMENT SCORE
3002 ; PURPOSE: INCREMENT SCORE AND COMPARE TO END SCORE
3003 ; INPUTS: HL -> PLAYER SCORE (LOW ADDR OF 3 BYTES)
3004 ; OUTPUTS: (SEND OF GAME)B SET IF MAX SCORE REACHED

```


173

```

0015 0603 3005 MINISC: LD B,3
0017 E5 3006 PUSH HL
0018 7E 3007 INCI OP: LD A,(HL)
0019 0601 3008 ADD A,1
001B 27 3009 DPH
001C 77 3010 LD (HL),A
001D 2003 3011 JR NZ,CHPIT-4
001F 23 3012 INC HL
0020 10+6 3013 DJNZ INCI,OP-4
0022 E1 3014 CHPIT: POP HL
0023 23 3015 INC HL
0024 23 3016 INC HL
0025 34+84F 3017 LD A,(GAME1B)
0028 034F 3018 BIT GSUSCR,A
0029 08 3019 RET Z
002B 13F+64F 3020 LD DE,ENDSCR+2
002E 0603 3021 LD B,3
0030 1A 3022 CHM1 OP: LD A,(DE)
0031 FE 3023 CP (HL)
0032 2807 3024 JR Z,REPEAT-4 ;ENDSCR = SCORE
0034 D0 3025 RET NC ;ENDSCR > SCORE
0035 29F+84F 3026 SETEND: LD HL,GAME1B ;ENDSCR < SCORE
0038 03FF 3027 SET GSFEIN,(HL)
003B 19 3028 RET
003E 18 3029 REPEAT: DEC DE
0040 28 3030 DEC H
004D 10F3 3031 DJNZ CHM1,OP-4
0050 10F4 3032 JR SETEND-4

3034 ; NAME: GUT1
3035 ; PURPOSE: HOLD PRESENT GAME SCORE UNTIL KEY HIT OR RESET
3036 ; SAY GAME OVER
0041 3037 ROUT1: SYSSUR STRDIS
0043 30 3038 DEFB 48
0044 18 3039 DEFB 24
0045 4C 3040 DEFB 010011000
0046 570C 3041 DEFW GMOV
0048 3042 SYSTEM ACTINI ; ACTIVATE INTERRUPTS
0049 3043 ROUT1: SYSSUR SENTRY ; WAIT FOR SOMETHING TO HAPPEN
004C 1402 3044 DEFW AKYS
004E FE14 3045 CP SIB
0050 2804 3046 JR Z,ROUT12-4 ; TRIGGER CHANGE?
0052 FE13 3047 CP SKYD ; KEY HIT?
0054 20F4 3048 JR NZ,ROUT11-4 ; NO - KEEP GOING
0056 07 3049 ROUT12: RST 0 ; YES - RESET
0057 47414D15 3050 GMOV: DEFW 'GAME'
0058 06 3051 DEFB 6
005C 4F564552 3052 DEFW 'OVER'
0060 00 3053 DEFB 0

3055 ; *****
3056 ; * MENU ROUTINES *
3057 ; *****

>0060 3058 NOLINE EQU 9C ; NUMBER OF DISPLAYED LINES
>0060 3059 MIN EQU 0 ; NEXT FIELD
>0061 3060 MINH EQU 1
>0062 3061 MINFL EQU 2 ; STRING ADDRESS
>0063 3062 MINFH EQU 3
>0064 3063 MINL EQU 4 ; GO TO ADDRESS
>0065 3064 MINH EQU 5

```

```

3066 ; SYSTEM POWER UP ROUTINE
0061 300020 3067 PWRUP: LD R,(FIRSTC) ; GET FIRST CASSETTE LOCATION
0064 FFC3 3068 CP 0C3H ; IS IT A JUMP??
0066 000020 3069 JP Z,FIRSTC ; JUMP 1017 IF SO
0069 31CE4F 3070 LD SP,BEGMM
006C 3071 SYSSUR FILL ; CLEAR SYSTEM RAM
006E CE4F 3072 DEFW BEGMM
0070 3200 3073 DEFW 50
0072 00 3074 DEFW 0
0073 324F0F 3075 LD (CURTIME),A ; CLEAR SHIFTER
0076 20 3076 DEC A
0077 324CAF 3077 LD (TIMEOUT),A ; CLEAR TIMEOUT WATCHDOG
0078 3078 SYSTEM INTR.
0079 3079 DO FRUSTC
007D 3080 DO SETOUT
007E H 3081 DEFW (NOCLINE*2)-1
007F 29 3082 DEFW 43
0080 00 3083 DEFW 8
0081 3084 DO COLSET
0082 1300 3085 DEFW MENU1
0084 3086 DO ACTINT
0085 3087 EXIT
0086 11F300 3088 LD DE,GAMSTR ; 'SELECT GAME' AS TITLE
0089 210020 3089 LD HL,FIRSTC ; ASSUME MENU STARTS IN CASSETTE
008C 7F 3090 LD R,(HL) ; GET FIRST CASSETTE BYTE
008D 23 3091 INC HL
008E FE55 3092 CP 55H ; IS SENTINEL THERE?
0090 2803 3093 JR Z,PWRUP1-# ; YEP - JUMP
0092 211802 3094 LD HL,GUNLNC ; WRONG - USE ONBOARD ONLY
0095 3095 PWRUP1: SYSTEM MENU ; DISPLAY THE MENU

```

```

3097 ; NAME: DISPLAY MENU AND BRANCH ON CHOICE
3098 ; INPUT: HL = MENU LIST
3099 ; DE = MENU TITLE
3100 ; OUTPUT: DE = TITLE OF SELECTION MADE
3101 ; DESCRIPTION:
3102 ; THE MENU LIST IS A LINKED LIST OF THE FOLLOWING FORMAT
3103 ; *****
3104 ; * 0 * NEXT ENTRY *
3105 ; * 1 *
3106 ; *****
3107 ; * 2 * STRING ADDRESS *
3108 ; * 3 *
3109 ; *****
3110 ; * 4 * BRANCH TO ADDRESS *
3111 ; * 5 *
3112 ; *****
3113 ; THIS LIST IS TERMINATED BY A NEXT ENTRY FIELD OF ZEROS
3114 ; A MAXIMUM OF EIGHT ENTRIES MAY BE DISPLAYED.
0097 E5 3115 MMENU: PUSH HL
0098 E5 3116 PUSH HL
0099 005900 3117 CALL PWRUP ; CLEAR SCREEN AND THROWUP TITLE
009C 3118 XYKELL DE,16,12
009F 000900 3119 LD BC,109H ; INITIALIZE ENTRY # AND COLOR
00A2 D041 3120 MMENU: POP IX ; FIRST ENTRY TO IX
00A4 78 3121 LD R,B ; SELECTION NUMBER TO R
00A6 1630 3122 ADD R,'0' ; MAKE IT ASCII
00A7 3123 SYSTEM CHRDIS ; AND SHOW IT

```

00A9 3E20	3124	LD	R, '-'	; DISPLAY DASH
00AB	3125	SYSTEM CHRDIS		
00AD D06600	3126	LD	H, (IX+MHSND)	; HL = STRING ADDRESS
00AF D06E02	3127	LD	L, (IX+MHSND)	
00B3	3128	SYSTEM STRDIS ; DISPLAY SELECTION		
00B5 3E08	3129	LD	R, 8	
00B7 82	3130	ADD	R, D	; TO NEXT LINE
00B9 57	3131	LD	D, A	
00BB 1E10	3132	LD	E, 16	
00BD 04	3133	INC	R	; RUMP ENTRY #
00BF D06601	3134	LD	H, (IX+MHSND)	; HL = NEXT ENTRY ADDR
00C1 D06E00	3135	LD	L, (IX+MHSND)	
00C2 E5	3136	PUSH HL		
00C3 7C	3137	LD	R, H	
00C4 B5	3138	OR	L	
00C5 2808	3139	JR	NZ, MHSND-#	; NO - JUMP BACK
	3140	; AT THIS POINT HL = 0, (SP) = 0		
00C7 39	3141	ADD	HL, SP	; HL = STACK POINTER
00C8 05	3142	MMENU6: PUSH	BC	
00C9 010101	3143	LD	BC, 0101H	
00CB	3144	XYRLL	DE, 16, 77	; FEEDBACK ADDRESS
00CD	3145	SYSTEM GETNUM ; GET NUMBER		
00D1 01	3146	POP	BC	
00D2 7E	3147	LD	R, (HL)	; HOW DOES SHE LOOK?
00D3 A7	3148	AND	A	; ZERO ENTERED?
00D4 2803	3149	JR	Z, MMENU5-#	; JUMP IF SO
00D6 B8	3150	CP	R	; IN RANGE?
00D7 3806	3151	JR	C, MMENU6-#	; JUMP IF SO
00D9 3E3F	3152	MMENU5: LD	R, '?'	; DID ENTRY - SHOW ?
00DB	3153	SYSTEM CHRDIS		
00DD 18E9	3154	JR	MMENU3-#	; GO BACK FOR NEXT TRY
00DF E3	3155	MMENU6: POP	HL	; THROW OUT ENTRY ADDR
00E0 D1	3156	POP	DE	; RESTORE HEAD OF MENU LIST
00E3 47	3157	LD	B, A	; NUMBER ENTERED TO B
00E2 EB	3158	MMENU7: EX	DE, HL	; HL = ENTRY PTR
00E3 5E	3159	LD	E, (HL)	; DE = NEXT
00E4 23	3160	INC	HL	
00E5 56	3161	LD	D, (HL)	
00E6 10FA	3162	DJNZ	MMENU7-#	; COUNT DOWN TO ENTRY
00E8 23	3163	INC	HL	
00E9 5E	3164	LD	E, (HL)	; STRING TO DE
00EA 23	3165	INC	HL	
00EB 56	3166	LD	D, (HL)	
00EC 23	3167	INC	HL	
00ED 4E	3168	LD	C, (HL)	; GO TO ADDRESS TO BC
00EE 23	3169	INC	HL	
00EF 46	3170	LD	B, (HL)	
00F0 E3	3171	POP	HL	; HL = RETURN TO PLACE
00F1 F3	3172	POP	AF	; THROW OUT OLD PC
00F2 05	3173	PUSH	BC	; PUT NEW PC ON STACK
00F3 E5	3174	PUSH	HL	; AND PUT BACK DUMMY RETURN
00F4 FD7304	3175	FINDIS: LD	(IV+CB), E	; PASS BACK TITLE ADDRESS
00F7 FD7205	3176	LD	(IV+CB), D	
00FA 09	3177	RET		; AND GO BACK
	3179	; NAME: GET PARAMETER		
	3180	; PURPOSE: INPUT OF PROGRAM OPTIONS		
	3181	; INPUT: A = NUMBER OF DIGITS		
	3182	BC = PROMPT STRING ADDRESS		
	3183	DE = FRAME TITLE ADDRESS		
	3184	HL = PARAMETER ADDRESS		

```

3185 ; DESCRIPTION:
3186 ;     THIS ROUTINE ASKS THE USER TO ENTER A NUMBER
3187 ; FIRST A MENU FRAME IS CREATED, USING THE STRING
3188 ; POINTED AT BY DE AS A TITLE. THE STRING 'ENTER'
3189 ; IS DISPLAYED, FOLLOWED BY THE PROMPT STRING.
3190 ; GETNUM IS THEN CALLED TO INPUT THE NUMBER. FEEDBACK
3191 ; IS PROVIDED IN DOUBLE SIZED CHARACTERS.
3192 ; NOTE: ** THIS ROUTINE USES TWO SYSTEM LEVELS AND THE ALTERNATE SET
0038 E5 3193 MGETP: PUSH AF          ; SAVE NUMBER OF DIGITS
003C E5 3194         PUSH HL
003D C5 3195         PUSH AC
003E C1960 3196         CALL MNCIR
0081 3197 SYSSUR STRDIS      ; DISPLAY 'ENTER'
0083 08 3198         DEFB 8
0084 28 3199         DEFB 32
0085 09 3200         DEFB 1001B
0086 B70D 3201         DEFW ENISTG
0088 E1 3202         POP HL
0089 3203 SYSTEM STRDIS      ; DISPLAY WHAT TO ENTER
008A E1 3204         POP HL
008C F1 3205         POP AF
008D 47 3206         LD R,A
008E C4F1 3207         SET 6,C          ; SET LARGE CHARS
0010 3208 XWELL DE,48,48      ; LOAD FEEDBACK ADDRESS
0013 3209 SYSTEM GETNUM      ; GET NUMBER
0015 3210 SYSSUR PAWS      ; LET USER READ IT
0017 0F 3211         DEFB 15
0018 C9 3212         RET
3213 ; SUBROUTINE TO CLEAR SCREEN FOR MENU AND THROUGH TITLE
0019 D5 3214 MNCIR: PUSH DE
001A 3215         SYSSUR FILL
001C 0040 3216         DEFW NORM-M
001E 0001 3217         DEFW 11*BYTEPL
0020 00 3218         DEFB 0
0021 3219         SYSSUR FILL
0023 0041 3220         DEFW NORM-M+(11*BYTEPL)
0025 480D 3221         DEFW (NOLINE-11)*BYTEPL
0027 55 3222         DEFB 55H
0028 E1 3223         POP HL
0029 3224 XWELL DE,24,0      ; TITLE
002C 0E04 3225         LD C,0E04B
002E 3226 SYSTEM STRDIS
0030 C9 3227         RET

```

```

3229 ; NAME:      GET NUMBER
3230 ; INPUT:      B = DISNUM OPTIONS
3231 ;             C = CHRDIS OPTIONS FOR FEEDBACK
3232 ;             DE = COORDINATES OF FEEDBACK AREA
3233 ;             HL = ADDRESS OF WHERE TO STASH NUMBER
3234 ; DESCRIPTION: THIS ROUTINE CAN INPUT A NUMBER FROM
3235 ; EITHER THE KEYBOARD OR THE HAND CONTROL. KEYBOARD
3236 ; ENTRY PROCEEDS CONVENTIONALLY. GETNUM EXITS
3237 ; WHEN THE EQUALS KEY IS PRESSED OR THE REQUIRED NUMBER
3238 ; OF DIGITS IS ENTERED.
3239 ; PLAYER ONE HAND CONTROL MAY ALSO BE USED TO
3240 ; ENTER A NUMBER. TO USE THIS OPTION, PULL THE TRIGGER
3241 ; THEN ROTATE THE POT UNTIL THE NUMBER YOU WISH TO
3242 ; ENTER IS SHOWN IN THE FEEDBACK AREA. PULL THE TRIGGER
3243 ; AGAIN TO REGISTER THE ENTRY. IF DURING THIS PROCESS
3244 ; THE KEYBOARD IS USED - KEYBOARD INPUT WILL OVERRIDE.

```

```

3245 ; THIS IS DONE TO PREVENT SOME BOMBS FROM CARRYING
3246 ; LARRY LISKIE.
0031 D9 3247 MGETIN: EXX
0032 CD9940 3248 CHL1 C1800H ; CLEAR THE NUMBER
0035 4F 3249 LD C,H ; SET ZERO DIGITS IN - POT ENABLED
0036 FD7E07 3250 MGETIN: LD H,C19+C18 ; ENTRY COMPLETE?
0039 H9 3251 XOR C
003A F63F 3252 AND 3FH
003C C8 3253 RET Z ; QUIT IF 50
003D 213600 3254 LD HL,MGETIN
003E F5 3255 PUSH HL
0041 3256 SYSTEM PAUSED ; RANDOMIZE WHILE HE WAIT
0043 3257 SYSSUB SENTIN
0045 0000 3258 DEFH NUMBAS
0047 3259 SYSSUB DOUT
0049 4000 3260 DEFH GRUNDO
004B C9 3261 RET ; NOTHING - LOOK ON SENTIN
004C 3262 GRUNDO: JMP SKVD,MGETIN6
004F 3263 JMP ST6,MGETIN2
0052 3264 JMP SP6,MGETIN3
3265 ; ** NEXT INSTRUCTION MAKES GOOD LIST TERMINATOR, SO WE USED IT **
3266 ; TRIGGER ROUTINE
0055 C810 3267 MGETIN2: BIT 4,B ; B-1 TRANS?
0057 C8 3268 RET Z ; NO - IGNORE
0058 79 3269 LD B,C
0059 3C 3270 INC A ; ARE WE ALREADY IN POT MODE?
005A 280A 3271 JR Z,MGETIN3-4 ; YEP - JUMP TO EXIT
005C C879 3272 BIT 7,C ; POT LEGAL?
005E C0 3273 RET NZ ; NO - IGNORE
005F 0E1F 3274 LD C,0FH ; SET POT FLAG
3275 ; POT ROUTINE
0063 79 3276 MGETIN3: LD B,C ; QUIT IF NOT IN POT MODE
0062 3C 3277 INC A
0063 C0 3278 RET NZ
3279 ; HOW MANY DIGITS?
0064 D9 3280 EXX ; TO NORMAL SET
0065 78 3281 LD B,B ; SWITCH DIGITS
0066 D9 3282 EXX
0067 FF01 3283 CP 1 ; 1 PRGM TELL?
0069 060A 3284 LD B,10
006B 2802 3285 JR Z,MGETIN4-4 ; JUMP IF GOOD GUESS
006D 0604 3286 LD B,100 ; WRONG!
006F D81C 3287 MGETIN4: IN B,(POT0) ; GET CURRENT POT VALUE
0071 57 3288 LD D,H ; RANGE IT
0072 AF 3289 XOR H
0073 5F 3290 LD E,H
0074 67 3291 LD H,H
0075 19 3292 MGETIN5: AND HL,D4
0076 CF00 3293 RRC B,0 ; ADD EVERY CARRY TO AC
0078 27 3294 DRR
0079 101A 3295 DJNZ MGETIN5-4
007B D9 3296 EXX ; BACK TO NORMAL SET
007C 77 3297 LD (HL),H
007D 1014 3298 JR 104,MGETIN4-4
3299 ; ELEMENTARY ROUTINE
0081 00 3300 MGETIN6: INC C ; POT MODE?
0083 2A0A 3301 JR NZ,MGETIN4-4 ; JUMP IF NOT

```

```

0082 1D9940 3382 CALL CLNUM
0085 00 3383 INC C ; SET ONE DIGIT SO FAR
0086 14F9 3384 MGETN7: SET Z,C ; SET POT LOCKOUT
0088 3385 SYSTEM KTRASC
008A FE3D 3386 CP '=' ; EQUALS TYPED?
008C 2888 3387 JR Z,MGETN9-4 ; QUIT IF EQUALS
008E E60F 3388 AND R6H
0090 D9 3389 EXX
0091 3390 SYSTEM SHIFU ; SHIFT DIGIT UP
0093 D5 3391 MGETN8: PUSH DE
0094 3392 SYSTEM DISUM
0096 D1 3393 ; ENTER HERE FOR EQUAL OR TRIGGER EXIT TO THROW OUT RETURN
0097 D9 3394 MGETN9: POP DE
0098 D9 3395 EXX ; BACK TO NORMAL
0099 D9 3396 RET

```

```

0099 D5 3398 ; SUBROUTINE TO CLEAR NUMBER
009A D9 3399 CLNUM: PUSH PC
009B D9 3400 EXX ; TO NORMAL SET
009C E5 3401 PUSH HL
009D 78 3402 LD R,B
009E 3C 3403 INC A
009F E63E 3404 AND 3EH
00A0 1F 3405 RRA ; LIEU HARD MEMORY11 PATCH#2
00A1 D9 3406 EXX ; BACK TO ALTERNATE SET
00A2 4F 3407 LD C,A
00A3 AF 3408 XOR A
00A4 47 3409 LD B,A
00A5 D1 340A POP DE
00A6 3391 340B SYSTEM FILL
00A8 D1 340C POP BC
00A9 D9 340D RET

```

```

00A9 F5 340E ; NAME: SHIFT UP
00AB 78 340F ; INPUT: A = DATA TO SHIFT UP
00AC 3C 3410 ; B = SIZE IN DIGITS
00AD E63E 3411 ; HL = AREA TO SHIFT ADDRESS
00AE 47 3412 MSHIFU: PUSH AF
00AF F1 3413 LD R,B
00B0 F1 3414 INC A
00B1 F1 3415 AND 3EH
00B2 F1 3416 LD B,A
00B3 F1 3417 POP AF
00B4 F1 3418 MSHIFU: RLD
00B5 2C 3419 INC HL
00B6 1048 3420 DJNZ SHIFU-4
00B7 D9 3421 RET

```

```

00B7 454E5645 3422 ENISTG: DEFM 'ENTER '
00B8 00 3423 DEFB 0
00B9 F400 3424 CML: DEFM CMLC
00BA D300 3425 DEFM INCH
00BB 2813 3426 DEFM CMSTR1 ; CHECKMATE START
00BC 0000 3427 SCRL: DEFB 0
00BD F400 3428 DEFM PMSCH
00BE 190E 3429 DEFM SCRST
00BF 47554E46 3430 PNM: DEFM 'GUNFIGHT'

```

```

00D7 00 3359 DEFH 0
00D8 43484543 3360 PUNCH: DEFH 'CHECKMATE'
00D9 00 3361 DEFH 0
00DA 43414043 3362 PNCALC: DEFH 'CALCULATOR'
00DB 00 3363 DEFH 0
00DC 53435249 3364 PMSCH: DEFH 'SCRIBBLING'
00DD 00 3365 DEFH 0
00DE 53454045 3366 GAMSTR: DEFH 'SELECT GAME'
00DF 67 3367 DEFH 67H
00E0 00 3368 DEFH 0
00E1 58 3369 DEFH 08
00E2 00 3370 DEFH $100R
00E3 28435200 3371 DEFH '(C) RALLY MFG 1977'
00E4 00 3372 DEFH 0
00E5 3373 END

```

TOTAL ASSEMBLER ERRORS = 6

FITCH, EVEN, TABIN & LUEDEKA
135 S. La Salle St., Chicago, Ill. 60603
File 36897

```

PAGE 1
ADDRESS      EQU 7-800  ADDRESS* HOME VIDEO GAME SYSTEM
PAGE 1
LABEL      LABEL      OPND OPERAND      COMMENT
-----
446          ; *****
447          ; * GUN FIGHT EQUATES *
448          ; *****
449          ; GUNFIGHT BACKGROUND JOB
450          ; CONSIDERING OF INITIALIZATION, PRE-ROUND DISPLAY,
451          ; MONITORING OF CONTROLS AND VECTOR DELTA CHANGING
452          ; DEATH, POST ROUND STUFF AND END GAME

654          ; EQUATES
00003 655 LNX      EQU 8          ; LEFT NUMBER X
00007 656 BSY      EQU 2          ; BANNER STRINGS Y
00080 657 RNX      EQU 136        ; RIGHT NUMBER X
00070 658 LBULX     EQU 32        ; LEFT BULLETS X
00068 659 RBULX     EQU 104       ; RIGHT " "
00040 660 STNRX     EQU 76        ; SUB TIMER X
00030 661 GRX      EQU 44        ; GET READY X
00001 662 GRY      EQU 1          ; " Y
00040 663 DRX      EQU 64        ; DRAW X
00014 664 TCACY     EQU 20        ; TOP CACTUS Y
00000 665 TTREEY    EQU TCACY-5
00030 666 MCACY     EQU 42        ; MID CACTUS Y
00046 667 BCACY     EQU 70        ; BOTTOM CACTUS Y
00041 668 BTREEY    EQU BCACY-5
00046 669 LCACX     EQU 64        ; LEFT CACTUS X
00058 670 RCACX     EQU 88        ; RIGHT CACTUS X
00040 671 CCACX     EQU 76        ; CENTER CACTUS X
00048 672 WAGX      EQU 72        ; WAGON X
00060 673 COWX      EQU RCACX+8    ; OTHER COWBOYS WINDOW X
674          ;
675          ; TLINE     EQU 10          ; TOP LINE OF GUNSPACE
676          ; ALINE     EQU TLINE-1
00050 677 BLINE     EQU 92          ; BOTTOM LINE OF "
678          ;
00012 679 BULVSZ     EQU 18          ; BULLET VECTOR SIZE
00017 680 GFVSIZ     EQU 23          ;
00012 681 WAGVSZ     EQU 18          ; WAGON VECTOR SIZE
682          ;
00032 683 WINEND      EQU 50          ; TOP-BOTTOM WINDOW BOUND

```

1007A	404	TOPLIN	EQU	53*2	; TOP WINDOW LINE
1007B	405	BOTLIN	EQU	00	; BOTTOM WINDOW LINE
1007C	406	LFRLIN	EQU	100*2	; LOW PRIORITY FOREGROUND LINE
	407				
1FFF	408	NEXT	EQU	-1	; NEXT LINK FOR QUEUES
1004	409	VBARM	EQU	VBOAH+1	; ARM STATE
10010	410	VBOARM	EQU	VBARM+1	; LAST ARM PATTERN WRITTEN
10011	411	VELEGT	EQU	VBOARM+1	; LEG TIMER
10012	412	VELEG	EQU	VELEGT+1	; LEG LINK
10013	413	VBOCMP	EQU	VELEG+1	; TIMER FOR COMPUTER CONTROL
	414				; BITS

© BALLY MANUFACTURING CORPORATION APPENDIX B
1977

10000	100	WAGON	EQU	0	; WAGON BIT
10001	101	WCHNG	EQU	3	; CHANGE STATUS BIT
10002	102	WMOVNG	EQU	4	; NOT MOVING STATUS
10003	103	WICNT	EQU	5	; INTERCEPTED/DEAD STATUS

```

700 ; *****
701 ; * SUBROUTINES *
702 ; *****
703 ; DISPLAY CLOCK AND UPDATE CT4
17E1 F3 704 DCLOCK DI
17E2 705 SYSSUK DECCT5
17E4 80 706 DEFB 10000000B
17E5 DD210D02 707 LD IX,FNTSML
17E9 3ADD04F 708 LD A,(CT7)
17FC D7 709 OR A
17FD 2000 710 JR Z,DCOUT-$
17FF 711 SYSSUK DISNUM
17F1 40 712 DEFB STMXX
17F2 00 713 DEFB BSY
17F3 00 714 DEFB TIME
17F4 40 715 DEFB 42H
17F5 00 716 DEFW CT7
17F7 00 717 DCOUT XOR A
17F8 0000 718 OUT (MAGIC),A
17FA 00 719 LD (URINAL),A
17FD 00 720 EI
17FF 00 721 RET
722 ; FIRE BULLETS
723 ; LEFT COWBOY
17FF 724 FIRED SYSSUK SUCK
1801 00 725 DEFB 11011100B
1802 00 726 DEFW LCOWB
1804 00 727 DEFW LBULS
1806 00 728 DEFW BULV1+1
1808 0000 729 JR ZORE-$
180A 730 FIRE1 SYSSUK SUCK
180C 00 731 DEFB 11011100B
180D 00 732 DEFW RCOWB
180F 00 733 DEFW RBULS
1811 00 734 DEFW BULV3+1
1813 00 735 ZORE: LD A,(1Y+CB5)
1816 00 736 OR A
1817 00 737 RET Z
1818 00 738 LD A,(BC) ; GET BULIT COUNT
1819 00 739 OR A
181A 00 740 RET Z
181B 00 741 LD A,(HL) ; CHECK IF BULLET IS AVAILABLE
181C 00 742 OR A
181D 0000 743 JR Z,ZOK-$
181F 111200 744 LD DE,BULVSZ ; DELTA TO NEXT BULLET
1822 00 745 ADD HL,DE
1823 00 746 LD A,(HL)
1824 00 747 OR A
1825 00 748 JR Z,ZOK-$
1826 00 749 RET
750 ; COWBOY FIRE

```



```

1830 00      753      LD      A,(BC)
1832 00      754      DEC     A
1834 00      755      LD      (BC),A
1836 00      756      ; SET SUB TIMER IF OUT OF BULLETS
1838 0000    757      JR      NZ,ERASE-$
1840 0004F   758      LD      A,(CT7)
1842 00      759      OR      A
1844 0010    760      LD      A,10H
1846 0002    761      JR      Z,STSEC-$
1848 0002    762      LD      A,2
184A 0004F   763      STSEC   LD      (CT7),A
184C 00      764      ERASE   PUSH HL
184E 0005    765      PUSH   IX
1850 00      766      LD      A,(BC)
1852 00      767      LD      L,A
1854 0000    768      LD      H,0
1856 00      769      ADD     HL,HL
1858 00      770      ADD     HL,HL      ; *4
185A 118002  771      LD      DE,BSY*256+RBULX
185C 000076  772      BIT     MFLOP,(IX+VBMR)
185E 0010    773      LD      A,40H      ; FLOPED MR
1860 0000    774      JR      Z,RITB-$
1862 00      775      XOR     A      ; NORMAL MR
1864 00      776      ; NOW POSITION AND ERASE
1866 00      777      RITB    ADD     HL,DE
1868 00      778      EX      DE,HL
186A 00      779      SYSTEM  RELAB1
186C 00      780      EX      DE,HL
186E 0005    781      LD      B,5
1870 118000  782      LD      DE,40      ; INC TO NEXT LINE
1872 0000FF  783      BFLP    LD      (HL),OFFH      ; ERASE A LINE
1874 00      784      ADD     HL,DE      ; GO DOWN A LINE
1876 10FB    785      DJNZ    BFLP-$
1878 0000    786      LD      D,0
187A 00000F  787      LD      E,(IX+VBARM)      ; GET CURRENT ARM POS
187C 00      788      LD      H,D
187E 00      789      LD      L,E
1880 00      790      ADD     HL,HL      ; *2
1882 0019    791      ADD     HL,DE      ; *3
1884 11931D  792      LD      DE,BULTAB
1886 0019    793      ADD     HL,DE      ; -> BULTAB(ARM)
1888 001B    794      EX      DE,HL
188A 00      795      POP     BC      ; BC<=IX
188C 0011    796      POP     HL      ; BUL [STAT]
188E 0015    797      PUSH   HL      ; SAVE FOR ACTIVATE
1890 0013    798      INC     HL      ; BUL [DEL TIME]
1892 0001    799      LD      (HL),1      ; MAKE BULIT JUMP OUT
1894 00      800      INC     HL      ; BUL [DEL XLOW]
1896 00      801      INC     BC      ; COW [STAT]
1898 00      802      INC     BC      ; COW [DEL TIME]
189A 00      803      INC     BC      ; COW [DX LO]
189C 000319  804      CALL    PUTVEC
189E 0013    805      INC     BC      ; COW [XCHK]
18A0 0013    806      INC     BC      ; COW [DY LO]
18A2 0013    807      INC     HL      ; BUL [XCHK]
18A4 0001    808      LD      (HL),1      ; LIMIT CHECK
18A6 0013    809      INC     HL      ; BUL [DY LO]
18A8 000319  810      CALL    PUTVEC
18AA 0011    811      POP     HL      ; BUL [STAT]
18AC 0080    812      LD      (HL),80H      ; ACTIVE
18AE 00      813      SYSSUK  BMUSIC
18B0 124F    814      DEFW    MSTACK
18B2 00      815      DEFW    00000001B      ; JUST NOISE
18B4 001F    816      DEFW    GUNSHOT
18B6 00      817      RET
18B8 00      818      ; TAKE A PISS BREAK
18BA 00      819      PISS:   DONT   PIZBRK      ; SEE IF I CARE
18BC 00      820      DO      MRET
18BE 00      821      ; CONVERT JOYSTICKS
18C0 001614F 822      JOY0    LD      IX,LCOWB
18C2 0001    823      JR      PJOY-$
18C4 001784F 824      JOY1    LD      IX,RCOWB
18C6 00      825      ; CONVERT JOYSTICKS

```

```

1899 DD1000 826 PUDY LD C,(IX+VBMR)
1900 DD1000 827 LD DE,128
189F DD1000 828 LD HL,128
1897 829 SYSTEM MSKTD ; COMPUTE DELTAS
1864 DD1009 830 STHN LD (IX+VBDYH),H
1807 DD1008 831 LD (IX+VBDYL),L
1800 DD1004 832 LD (IX+VBDXH),D
1800 DD1003 833 LD (IX+VBDXL),E
1880 00 834 RET
1881 DD1784F 835 PPOT1: LD IX,RCOWB
1885 78 836 LD A,B ; POT MUST BE FLOPPED CUZ
1886 1F 837 CPL ; ARM IS FLOPPED
1887 1005 838 JR PPOT-$
1889 DD1A14F 839 PPOT0: LD IX,LCOWB
188D 78 840 LD A,B
841 ; CONVERT POT AND STORE
188E E4F0 842 PPOT AND 0E0H
18C0 0F 843 RRCA
18C1 0F 844 RRCA
18C2 0F 845 RRCA
18C3 0F 846 RRCA
18C4 FF0E 847 CP 0EH
18C6 2002 848 JR NZ,KART-$
18C8 3F00 849 LD A,0CH ; IF KNOB=7 THEN SET TO 6
18CA DD170F 850 KART LD (IX+VBARM),A ; SET ARM POSITION
18CD 00 851 RET
852 ; CHECK IF BULLET HIT ANYTHING
18CF DD1F01 853 HITCHK: LD A,(IX+VBSTAT)
18D1 FF00 854 AND 060H
18D3 FF70 855 CP 20H ; CHECK ONLY IF BLANKED
18D5 280F 856 JR Z,HIT-$
18D7 00 857 RET NC ; RETURN IF NOT BLANKED YET
18D8 DD1D075E 858 BIT VBCLAT,(IX+VBXCHK)
18DC 00 859 RET Z
18DD DD1A0100 860 LD (IX+VBSTAT),0 ; BULLET HIT WALL
18EF DD1A0701 861 LD (IX+VBXCHK),1 ; SET LIMIT CHECK
18F1 00 862 RET
18F2 DD1006 863 HIT: LD A,(IX+VBXH) ; CHECK WHAT PART OF SCR ITS IN
18F3 FF00 864 CP WAGX
18F5 300E 865 JR NC,HIT1-$
18FD DD1A0202 866 LD (IX+VBTIMB),2 ; MAKE IT JUMP OUT
18F1 DD1A0180 867 LD (IX+VBSTAT),80H ; RE ACTIVATE
18F5 218F1D 868 LD HL,BULLMT
18F8 869 SYSTEM VECT
18FA 00 870 RET
18FB DD1A0100 871 HIT1: LD (IX+VBSTAT),0 ; BULIT DIES FROM WAGON ON
18FF FF78 872 CP RCACX
1901 301D 873 JR NC,HIT2-$
1903 3A904F 874 LD A,(WAGON)
1906 B7 875 OR A ; IS IT A CACTII?
1907 00 876 RET NZ ; NOPE ITS A WAGON
1908 1E4C 877 LD E,CCACX ; LOAD X
878 ; ERASE OBJECT BULLET HITS
190A DD1A08 879 ERASE LD D,(IX+VBXH) ; LOAD Y
190B 10 880 DEC D
190F 881 SYSSUK RELAB1
1910 00 882 DEFB 0
1911 FF 883 EX DE,HL
1912 11D7FF 884 LD DE,-41
1915 0000 885 LD B,0
1917 7F 886 ELOP LD A,(HL)
1918 70 887 LD (HL),B ; ZERO THE SCREEN BYTE
1919 03 888 INC HL
191A BA 889 OR (HL)
191B 70 890 LD (HL),B
191C 19 891 ADD HL,DE
191D 00F8 892 JR NZ,ELOP-$
191F 00 893 RET
1920 FF70 894 HIT2: CP RCACX+8 ; GUNFTR SAPCE
1922 0000 895 JR NC,DIE-$
1924 1E40 896 LD E,LCACX
1926 DD1D0076 897 BIT MRFLOP,(IX+VBMR)
192A 20DE 898 JR NZ,ERASE-$
192C 1E58 899 LD E,RCACX
192E 18D6 900 JR ERASE-$

```

```

1930 DDCE0076 901 DIE: BIT MRFLOP, (IX+VBMR) ; WHO DIED?
1934 280C 902 JR Z, DLEFT-$
1936 903 SYSSUK SUCK
1938 DD 904 DEFB 11011101B
1939 514F 905 DEFW LCOWB
193B 08 906 DEFB 8
193C D11F 907 DEFW TAPS
193E A64F 908 DEFW RSCORE
1940 100A 909 JR DIE1-$
1942 910 DLEFT SYSSUK SUCK
1944 DD 911 DEFB 11011101B
1945 784F 912 DEFW RCOWB
1947 64 913 DEFB 100
1948 C11F 914 DEFW FUNERL
194A A24F 915 DEFW LSCORE
194C DD361106 916 DIE1: LD (IX+VBLEGT), 6 ; SET FIRST CELL TIME
1950 DD361284 917 LD (IX+VBLEG), KILL AND OFFH ; ??
1954 DD360168 918 LD (IX+VSTAT), 068H ; KILL THE SOB
1956 DD7F0B 919 LD A, (IX+VBVH) ; WHERE TO WRITE GOT ME
195B DD00B 920 SUB 8
195D E111 921 CP ILINE+9
195F 2003 922 JR NC, DIE4-$
1961 C620 923 ADD A, 32
1963 57 924 DIE4 LD D, A ; LOAD Y
1964 925 SYSTEM INCSCR
1966 2B 926 DEC HL
1967 7F 927 LD A, (HL) ; FIELD
1968 FF05 928 CP 5 ; INC IF LESS THAN 5
196A CF00 929 ADC A, 0
196C 77 930 LD (HL), A
931 ; PLAY DEATH SONG
196D 60 932 LD H, B
196E 69 933 LD L, C
196F DD21124F 934 LD IX, MSTACK
1973 3FC0 935 LD A, 11000000B
1975 936 SYSTEM BMUSIC
1977 0F0C 937 LD C, LARG2
1979 C1061F 938 LD HL, GOTME
197C F3 939 DI
197D 940 SYSTEM STRDIS
197F 941 SYSSUK PAWS
1981 FA 942 DEFB 250
1982 2F01 943 LD A, 1
1984 32DE4F 944 LD (SEMI4S), A ; SET FLAG0
1987 09 945 RET
946 ; FIELD PUTS UP THE CACTII APPROP TO SCORE
947 ; A=SCORE OF OPP PLAYER UPTO 6
948 ; BC -> ARRAY OF Y POSITIONS
1988 21F81E 949 FIELD: LD HL, CACTUS ; -> CACTUS PATTERN
198B F5 950 PUSH AF
198C 3F08 951 LD A, 1000B
198E DD19 952 OUT (XPAND), A
1990 F1 953 POP AF
1991 F101 954 CP 1
1993 DB 955 RET C
1994 FF04 956 CP 4
1996 3003 957 JR NC, TCAC-$
1998 DD0819 958 TCAC CALL CACW
199B 03 959 INC BC
199C FF02 960 CP 2
199E DB 961 RET C
199F F105 962 CP 5
19A1 3003 963 JR NC, MCAC-$
19A3 DD0819 964 MCAC CALL CACW
19A6 F103 965 CP 3
19A8 DB 966 RET C
19A9 03 967 INC BC
19AA 03 968 EX AF, AF'
19AB 2F01 969 LD A, 81H ; ACTIVATE WAGON
19AD C1004F 970 LD (WAGON), A
19B0 03 971 EX AF, AF'
19B1 DD0819 972 CALL CACW
19B4 F104 973 CP 4
19B6 DB 974 RET C
19B7 03 975 INC BC

```

```

1900 31041D 976 LD HL, TREE
1901 F1 977 PUSH AF
1902 31041D 978 LD A, 1100B
1903 D319 979 OUT (XPAND), A
1904 F1 980 POP AF
1905 CD0819 981 CALL CACW
1906 FE05 982 CP 5
1907 D8 983 RET C
1908 F5 984 INC BC
1909 D5 985 CACW. PUSH AF
190A 0A 986 PUSH DE
190B 57 987 LD A, (BC)
190C 3E08 988 LD D, A
190D 989 LD A, 8 ; EXPANDOMATIC
190E 990 SYSTEM WRITP
190F D1 991 POP DE
1910 F1 992 POP AF
1911 09 993 RET
1912 994 ; PUT DEL X,Y INTO BULLET VECTORS
1913 1A 995 PUTVEC LD A, (DE) ; TABLE [D LO]
1914 77 996 LD (HL), A ; BUL [D LO]
1915 13 997 INC DE ; TAB [D HI]
1916 03 998 INC BC ; COW [D HI]
1917 23 999 INC HL ; BUL [D HI]
1918 1A 1000 LD A, (DE)
1919 77 1001 LD (HL), A
191A 23 1002 INC HL ; BUL [LO]
191B 13 1003 INC DE ; TAB [HI]
191C 03 1004 INC BC ; COW [LO]
191D 3A00 1005 LD (HL), 0
191E 03 1006 INC BC ; COW [HI]
191F 23 1007 INC HL ; BUL [HI]
1920 0A 1008 LD A, (BC)
1921 5D 1009 EX DE, HL
1922 8A 1010 ADD A, (HL)
1923 FB 1011 EX DE, HL
1924 77 1012 LD (HL), A ; BUL [HI]=COW [HI]+TAB [HI]
1925 13 1013 INC DE ; TAB [D HI]
1926 09 1014 RET
1927 1015 ; GUNLIGHT START UP ROUTINE (ONCE PER GAME)
1928 1016 INIT
1929 1017 SYSTEM GLTPAR
192A 1018 DEFW MXSCR
192B 1019 DEFB 84H
192C 1020 DEFW ENDSCR
192D 31044F 1021 LD SP, STACK
192E 1022 SYSTEM INTPC
192F 1023 DO FILL
1930 0A4F 1024 DEFW STACK
1931 D400 1025 DEFW CT7-STACK
1932 00 1026 DEFB 0
1933 1027 DO SETB
1934 03 1028 DEFB 2**GSBSCR
1935 FB4F 1029 DEFW GAMSTB
1936 1030 DO SETOUT ; SET UP GAME PORTS
1937 B8 1031 DEFB BLINE*2 ; BOTTOM LINE - VERT BLK
1938 D4 1032 DEFB RCACX/4+0COH ; HORZ BOUNDS
1939 00 1033 DEFB 8 ; INMOD
193A 1034 DO COLSET
193B C1D 1035 DEFW GFCOLS
193C 1036 DO BMUSIC ; PLAY STREETS OF LOR
193D 1037 DEFW MSTACK
193E 00 1038 DEFB 11000000B ; ON VOICE A
193F 044F 1039 DEFW HOME
1940 1040 EXIT
1941 1041 ; *****
1942 1042 ; ONCE A ROUND START UP ROUTINE
1943 1043 ; *****
1944 1044 STRND: DI
1945 1045 SYSTEM INTPC
1946 1046 ; INIT HANDLES, BULLETS, TIMERS
1947 1047 DO MOVE
1948 1048 DEFW CTS
1949 0000 1049 DEFW 12
194A FE1D 1050 DEFW SINIT
194B 1051 ; COLOR BANNER
194C 1052 FILL? NORMEM, BYTEPL*ALINE, OFFH

```

```

1053 ; ERASE SCREEN
1A10 1054 FILL? NORMEM+BYTEPL*ALINE, BYTEPL*(BLINE-ALINE), 0
1055 ; RESET VECTORS
1A22 1056 FILL? STRRAM, ENDRAM-STRRAM, 0
1057 ; SHOW SCORES
1A28 1058 DO SUCK
1A29 1059 DEFB 00010000B ; IX
1A30 1060 DEFW FNTSML
1A30 1061 DO DISNUM
1A3D 1062 DEFB LNX
1A3E 1063 DEFB BSY
1A3F 1064 DEFB TIME
1A30 1065 DEFB 0C4H ; ZERO SUPRS, SMALL
1A31 1066 DEFW LSCORE
1A33 1067 DO DISNUM
1A34 1068 DEFB RNX
1A35 1069 DEFB BSY
1A36 1070 DEFB TIME
1A37 1071 DEFB 0C4H
1A38 1072 DEFW RSCORE
1073 ; CHUCK FOR END GAME
1A39 1074 DO RCALL
1A3B 1075 DEFW ENDCAM
1A3D 1076 TEXT GETRDY, GRX, GRY, LARGE
1A43 1077 EXIT
1A44 1078 XOR A ; SET UP WAGON
1A45 1079 LD (WAGON), A ; STOP WAGON
1080 ; PUT UP PLAY FIELD:
1A48 1081 LD A, (RFIELD) ; NUMBER OF CACTII
1A4B 1082 LD E, RCACX ; RIGHT CAC COLUMN
1A4D 1083 LD BC, RFTAB ; POSITIONS TABLE FOR CACTII
1A50 1084 CALL FIELD ; PUT THE CACTII UP
1A53 1085 LD A, (LFIELD)
1A56 1086 LD E, LCACX
1A58 1087 LD BC, LFTAB
1A5B 1088 CALL FIELD
1089 ; INITIALIZE Q POINTERS
1A5F 1090 INITQ LD A, LCOWB, SHR, 8
1A60 1091 LD (WRITQ+2), A
1A63 1092 LD (VECG+2), A
1093 ; SET UP VECTORS SO COWBOYS WALK OUT
1A66 1094 LD IX, LCOWB ; LEFT COMBOY VECTOR
1A6A 1095 LD (IX+VBMR), 10H
1A6F 1096 LD HL, VECQ
1A71 1097 CALL COWINT
1A74 1098 LD IX, RCOWB ; RIGHT COWBOY VECTOR
1A78 1099 LD (IX+VBMR), 50H
1A7C 1100 CALL COWINT
1A7F 1101 LD A, (WAGON) ; IF WAGON IS ON
1A82 1102 OR A
1A83 1103 JR Z, MIDC-$
1A85 1104 LD IX, WAGVEC ; THEN ACTIVATE WAGON
1A89 1105 LD (IX+VBMR), 10H
1A8D 1106 LD (IX+VBXCHK), 3
1A91 1107 LD (IX+VBXYL), 40H
1A95 1108 LD (IX+VBXHX), 72
1A99 1109 LD (IX+VBXYH), TLINE
1A9D 1110 CALL ADDTQ
1AA0 1111 JR BORG-$
1AA2 1112 MIDC: LD A, 8
1AA4 1113 OUT (XPAND), A
1AA6 1114 SYSSUK WRITP ; ELSE PUT UP A CACTUS
1AA8 1115 DEFB CCACX
1AA9 1116 DEFB MCACX
1AA0 1117 DEFB 8 ; EXPAND
1AAB 1118 DEFW CACTUS
1119 ; INITIALIZE BULLET VECTORS
1AAD 1120 BORG: LD DE, BULVSZ
1AB0 1121 LD IX, BULV1
1AB4 1122 LD BC, 4*256+20H
1AB7 1123 LD A, 2
1AB7 1124 BULLP: CP B
1ABA 1125 JR NZ, TIYU-$
1AB0 1126 LD C, 60H
1ABF 1127 TIYU: LD (IX+VBMR), C
1AC1 1128 LD (IX+VBXCHK), 1

```

```

10F5 DD 00008 1137 LD (IX+VEYCHK),3
10F7 DD 0000 1138 ADD IX,DE
10F9 DD 0000 1139 DNZ BULV1$
1132 ; FIRE UP INTERRUPTS
10FB DD 00 1133 LD A,INTTBL.SHR.8
10FD DD 00 1134 LD I,A
1135 ; IM 2 ; DONE IN MENU
10FF DD 00 1136 LD A,LFRVEC.AND.OFFH
1137 OUT (INFBK),A
1138 ; ***
1139 ; LET COWBOYS WALK OUT
1140 ; ***
1141 WALK: SYSSUK PAWS
1142 DEFB 100
1143 DI
1144 LD IX,FNTSML
1145 SYSTEM INTPC
1146 ; ERASE GET READY
1147 DO BLANK
1148 DEFB 18
1149 DEFB 8
1150 DEFB OFFH
1151 XYDEFW (GRX/4)+4000H,GRY
1152 TEXT DRAW,DRX,GRY,LARGE
1153 DO CHRDIS
1154 DEFB LBULX
1155 DEFB BSY
1156 DEFB BULT
1157 DEFB OBBH ; BULLET
1158 DO MCALL ; 5 MORE
1159 DEFW BULRIT
1160 DO SUCK
1161 DEFB 00000001B
1162 DEFB RBULX ; DO THE RIGHT ONES
1163 DONT CHRDIS ; DISPLAY FIRST ONE
1164 DO MCALL ; DISP THE OTHER 5
1165 DEFW BULRIT
1166 DO PAWS
1167 DEFB 60
1168 DO BLANK
1169 DEFB 8
1170 DEFB 8
1171 DEFB OFFH
1172 XYDEFW (DRX/4)+4000H,GRY
1173 EXIT
1174 ; FREE*
1175 ; MAIN LOOP DURING ROUND
1176 ; GET HANDLES, SET VECTORS AND CHECKS BULLETS
1177 ;
1178 LOOP: SYSTEM INTPC
1179 DO SENTRY
1180 DEFW ALKEYS
1181 DO DOIT
1182 DEFW DTAB
1183 EXIT
1184 ; CHECK FOR DEATHS
1185 DEATH LD IX,BULV1
1186 LD DE,BULVSZ
1187 LD B,4
1188 LPPP2: PUSH BC
1189 PUSH DE
1190 CALL HITCHK
1191 POP DE
1192 POP BC
1193 ADD IX,DE
1194 LD A,(SEMI4S) ; CHECK IF DEATH MODE
1195 DEC A
1196 JR Z,LOOP-$
1197 DNZ LPPP2-$
1198 JR LOOP-$
1199 ;
1200 ;
1201 ENDRND EXIT
1202 JP STRND
1203 ;

```

```

1B30 00003F 1204 ENDGAM: LD A, (GAMSTB)
1B33 0000 1205 BIT GSBEND, A
1B35 0000 1206 RET Z
1B3A 0000 1207 SYSTEM QUIT

1B3B 1209 DTAB: JNP SCT7, ENDRND
1B3C 1210 JNP SF0, ENDRND
1B3F 1211 RC SP0, PPOT0
1B41 1212 RC SP1, PPOT1
1B44 1213 RC SJ0, JOY0
1B47 1214 RC SJ1, JOY1
1B4A 1215 MC SKYD, PISS
1B4D 1216 RC ST0, FIRE0
1B50 1217 RC ST1, FIRE1
1B53 1218 RC SSEC, DCLOCK, +END

1B57 1220 BULRIT DONT CHRDIS
1B58 1221 DONT CHRDIS
1B59 1222 DONT CHRDIS
1B5A 1223 DONT CHRDIS
1B5B 1224 DONT CHRDIS
1B5C 1225 DONT MRET

1B5D 08 1227 ; *****
1B5E D9 1228 ; * GUNFIGHT WRITE INTERRUPT ROUTINE *
1B5F DDF5 1229 ; *****
1B61 3E78 1230 GFWRIT: EX AF, AF'
1B63 D36D 1231 EXX
1B65 3E08 1232 PUSH IX
1B67 D36F 1233 REGINT: LD A, LFRVEC, AND, OFFH ; ESTABLISH TICKS INT
1B69 3E08 1234 OUT (INFBK), A
1B6B D36F 1235 LD A, LFRLIN
1B6D 3E08 1236 OUT (INLIN), A
1B6F 3E08 1237 LD HL, WRITQ ; GET FIRST WRITE Q ENTRY
1B71 3E08 1238 CALL FIRST
1B73 3E08 1239 CALL DELQ ; DROP FROM WRITE Q
1B75 3E08 1240 XOR A
1B77 3E08 1241 LD (URINAL), A
1B79 3E08 1242 BIT VBSWAG, (IX+VBSTAT) ; WAGON?
1B7B 3E08 1243 JR NZ, GFWRT1-$ ; JUMP IF YEP
1B7D 3E08 1244 ; GUNFIGHTER - BLANKETH HIM
1B7F 3E08 1245 LD DE, 1405H ; LOAD BLANKING PARMS
1B81 3E08 1246 SYSTEM VBLANK ; CALL BLANKER
1B83 3E08 1247 LD H, LEG0, SHR, 8 ; WRITE LEG PATTERN
1B85 3E08 1248 LD L, (IX+VBLEG)
1B87 3E08 1249 INC L ; SKIP OVER LINK AND TIME
1B89 3E08 1250 INC L
1B8B 3E08 1251 SYSTEM VWRITR ; AND WRITE LEG
1B8D 3E08 1252 ; IS GUNFIGHTER DEAD?
1B8F 3E08 1253 BIT VBSINT, (IX+VBSTAT)
1B91 3E08 1254 JR NZ, GFWRT5-$ ; JUMP IF SO
1B93 3E08 1255 LD HL, ARMTBL ; LOOKUP ARM PATTERN
1B95 3E08 1256 LD D, 0
1B97 3E08 1257 LD E, (IX+VBARM)
1B99 3E08 1258 ADD HL, DE
1B9B 3E08 1259 LD E, (HL)
1B9D 3E08 1260 INC HL
1B9F 3E08 1261 LD D, (HL)
1BA1 3E08 1262 EX DE, HL
1BA3 3E08 1263 SYSTEM VWRITR ; WRITE ARM PATTERN
1BA5 3E08 1264 LD HL, GFBODY ; LOAD BODY PATTERN
1BA7 3E08 1265 JR GFWRT2-$ ; JOIN WAGON WRITE
1BA9 3E08 1266 ; BLANK THE WAGON
1BA1 3E08 1267 GFWRT1: LD DE, 1604H ; LOAD WAGON SIZE
1BA7 3E08 1268 SYSTEM VBLANK
1BA9 3E08 1269 LD HL, WAGPAT

```

```

1000 10000E 1270 GFWRT2: SYSTEM VWRITR      ; NOW WRITE
1001 10000E 1271 GFWRT4: LD (IX+VBOAH),D
1002 10000E 1272 LD (IX+VBOAL),E
1003 11154F 1273 GFWRT3: LD HL,VECCQ      ; ADD VECTOR TO VECTOR Q
1004 10000E 1274 CALL ADDTQ
1005 10000E 1275 POP IX
1006 10000E 1276 EX AF,AF
1007 10000E 1277 EXX
1008 10000E 1278 EIRE EI
1009 10000E 1279 RET
1010 10000E 1280 GFWRT5: LD HL,NULPAT
1011 10000E 1281 JR GFWRT2-$
1012 10000E 1282 ; *****
1013 10000E 1283 ; * GUNFIGHT LOW FOREGROUND ROUTINE *
1014 10000E 1284 ; *****
1015 10000E 1285 GFLFR: PUSH AF
1016 10000E 1286 PUSH BC
1017 10000E 1287 PUSH DE
1018 10000E 1288 PUSH HL
1019 10000E 1289 PUSH IX
1020 10000E 1290 ; BUMP TIME BASES OF ACTIVE OR INTERCEPTED VECTORS
1021 10000E 1291 LD HL,BULV1+VBSTAT
1022 10000E 1292 LD DE,BULVSZ-1
1023 10000E 1293 LD B,4
1024 10000E 1294 CALL TBUMP
1025 10000E 1295 INC HL ; SKIP LINK FIELD
1026 10000E 1296 LD DE,GFVSIZ-1
1027 10000E 1297 LD B,3
1028 10000E 1298 CALL TBUMP
1029 10000E 1299 ; LOOP TO UNWRITE, THEN WRITE ALL 4 BULLETS
1030 10000E 1300 ; BUT FIRST, A WORD TO OUR SHIFTER
1031 10000E 1301 XOR A
1032 10000E 1302 LD (URINAL),A
1033 10000E 1303 LD B,4
1034 10000E 1304 LD IX,BULV1
1035 10000E 1305 ; UNWRITE THIS GUY?
1036 10000E 1306 WRBUL1: BIT VBBLNK,(IX+VBSTAT)
1037 10000E 1307 JR Z,WRBUL2-$ ; JUMP IF NOT
1038 10000E 1308 LD H,(IX+VBOAH)
1039 10000E 1309 LD L,(IX+VBOAL)
1040 10000E 1310 LD A,(IX+VBARM) ; GET LAST MR
1041 10000E 1311 OUT (MAGIC),A
1042 10000E 1312 LD (HL),0COH ; UNWRITE BULLET
1043 10000E 1313 RES VBBLNK,(IX+VBSTAT) ; CLEAR BLANK BIT
1044 10000E 1314 ; SHALL WE WRITE THIS GUY?
1045 10000E 1315 WRBUL2: BIT VBSACT,(IX+VBSTAT)
1046 10000E 1316 JR Z,WRBUL4-$
1047 10000E 1317 LD D,(IX+VBVH)
1048 10000E 1318 LD E,(IX+VBXH)
1049 10000E 1319 LD A,(IX+VBMR)
1050 10000E 1320 SYSTEM RELABS
1051 10000E 1321 LD (IX+VBOAH),D
1052 10000E 1322 LD (IX+VBOAL),E
1053 10000E 1323 LD (IX+VBARM),A
1054 10000E 1324 LD HL,NORMEM-SCREEN
1055 10000E 1325 ADD HL,DE
1056 10000E 1326 DIFER EQU URINAL-SCREEN+NORMEM
1057 10000E 1327 LD A,(HL)
1058 10000E 1328 EX DE,HL
1059 10000E 1329 LD (HL),0COH
1060 10000E 1330 OR A
1061 10000E 1331 JR Z,WRBUL3-$ ; JUMP IF NOT
1062 10000E 1332 RES VBSACT,(IX+VBSTAT) ; KILL ACTIVE BIT
1063 10000E 1333 SET VBSINI,(IX+VBSTAT) ; SET INTERCEPT BIT
1064 10000E 1334 WRBUL3: SET VBBLNK,(IX+VBSTAT) ; SET BLANK BIT
1065 10000E 1335 ; STEP TO NEXT BULLET VECTOR, LOOP BACK IF NOT DONE
1066 10000E 1336 WRBUL4: LD DE,BULVSZ
1067 10000E 1337 ADD IX,DE
1068 10000E 1338 DJNZ WRBUL1-$
1069 10000E 1339 ; GET NEXT PATTERN TO WRITE, AND SCHEDULE HIM
1070 10000E 1340 LD HL,WRITQ
1071 10000E 1341 CALL FIRST
1072 10000E 1342 JR Z,WRBUL5A-$ ; JUMP IF EMPTY Q
1073 10000E 1343 LD A,WRITVEC.AND.OFFH ; SET FEEDBACK REG
1074 10000E 1344 OUT (INFBK),A

```



```

1044 007F0B 1345 LD A,(IX+VBXH) ; WHICH WINDOW TO USE?
1047 FF32 1346 CP WINBND ; COMPARE TO WINDOW BOUNDARY
1049 0000 1347 LD A,BOTLIN ; ASSUME BOTTOM LINE
104B 0001 1348 JR NC,WRBUL5-$ ; JUMP IF GOOD GUESS
104D 0003 1349 LD A,TOPLIN ; WRONG - USE TOP
104F 0004 1350 WRBUL5: OUT (INLIN),A ; SET LINE REGISTER
1051 00 1351 EI
1052 1352 ; LOOP THRU VECTORING THOSE DAMN BULLETS
1054 0001034F 1353 WRBUL5A LD IX,BULV1
1057 0004 1354 LD B,4
1059 0001D 1355 LD HL,BULLMT ; HL = BULLET LIMITS TABLE
105B 00000 1356 LD DE,BULVSZ
105E 000017E 1357 WRBUL6: BIT VBSACT,(IX+VBSTAT) ; ACTIVE BULLET?
1061 000 1358 JR Z,WRBUL7-$
1063 1359 SYSTEM VECT
1065 0000075F 1360 BIT VBCLAT,(IX+VBXCHK) ; DID Y HIT EDGE?
1068 0001 1361 JR Z,WRBUL7-$ ; NOPE
106A 000101BF 1362 RES VBSACT,(IX+VBSTAT) ; DEACTIVATE BULLET
106C 000 1363 WRBUL7: ADD IX,DE
106E 0001 1364 DJNZ WRBUL6-$ ; LOOP BACK
106F 1365 ; NOW PUT SOMETHING ON THE WRITE Q
1071 000 1366 LD B,2 ; MAX 2 TIMES THRU
1073 0004F 1367 LD HL,VECO
1075 0001D 1368 GVECT: CALL FIRST ; GET VECTOR Q ENTRY
1078 0001D 1369 JP Z,GVECT4 ; JUMP IF Q EMPTY
107A 0001D 1370 CALL DELQ ; DROP FROM VECTOR Q
107C 00 1371 EI
107D 1372 ; WAGON?
107F 0001014A 1373 BIT VBSWAG,(IX+VBSTAT)
1081 0001D 1374 JP NZ,GVECT5 ; JUMP ON WAGON
1083 1375 ; DEAD?
1085 000101AF 1376 BIT VBSINT,(IX+VBSTAT)
1088 000 1377 JR NZ,GVECT1-$ ; JUMP IF DEAD
108A 1378 ; ZERO VELOCITY?
108C 0001 1379 LD A,(IX+VBDXL)
108E 000004 1380 OR (IX+VBDXH)
1090 000008 1381 OR (IX+VBDYL)
1092 000009 1382 OR (IX+VBDYH)
1094 0007 1383 JR NZ,GVECT1-$ ; GVECT1 IF NONZERO
1096 000702 1384 LD (IX+VBTIMB),A ; ZERO TIME BASE
1098 00010166 1385 BIT VBSNOM,(IX+VBSTAT) ; ALREADY STATIONARY?
109A 000 1386 JR NZ,GVECT3A-$
109C 1387 ; SET STATIONARY LEGS
109E 0001034F 1388 LD (IX+VBLEG),LEGO.AND.OFFH
10A0 0001010C 1389 SET VBSCHG,(IX+VBSTAT) ; SET CHANGED
10A2 00010116 1390 SET VBSNOM,(IX+VBSTAT) ; AND STATIONARY
10A4 000 1391 JR GVECT3A-$ ; JUMP TO ARM CHECK
10A5 1392 ; MOVING GUNFIGHTER
10A6 1393 ; VECTOR
10A8 00071D 1394 GVECT1: LD HL,GUNLMT ; LOAD GF LIMITS
10AA 1395 SYSTEM VECT
10AC 000 1396 JR Z,GVECT2-$ ; JUMP IF HE DIDN'T MOVE
10AE 000101DF 1397 SET VBSCHG,(IX+VBSTAT) ; SET CHANGED BIT
10B0 000101A6 1398 RES VBSNOM,(IX+VBSTAT) ; CLEAR NOT MOVING STATUS
10B1 1399 ; NEED WE GO TO NEXT CELL IN ANIMATION SEQUENCE?
10B3 007EF11 1400 GVECT2: LD A,(IX+VBLEGT) ; A = ANIMATION TIMER
10B5 00 1401 SUB C ; SUBTRACT TIME BASE
10B7 0001A1C 1402 JP P,GVECT3 ; JUMP IF NOT COUNTED DOWN
10B8 1403 ; GET NEXT CELL
10BA 000EF12 1404 LD E,(IX+VBLEG) ; GET LINK
10BC 000 1405 LD D,LEGO.SHR.8 ; SET H.O. PART
10BE 00 1406 LD A,(DE) ; A = NEXT
10B0 000EF12 1407 LD (IX+VBLEG),A
10C0 00 1408 INC DE ; STEP TO TIMER
10C2 000 1409 LD A,(DE) ; GET NEW TIMER
10C4 0001010BF 1410 SET VBSCHG,(IX+VBSTAT) ; SET CHANGED BIT
10C6 000 1411 GVECT3: LD (IX+VBLEGT),A ; STORE BACK TIMER
10C7 1412 ; DID ARM CHANGE?
10C9 0001010F 1413 GVECT3A: LD A,(IX+VBARM)
10CB 00010110 1414 CP (IX+VBOARM) ; COMPARE TO OLD ARM
10CD 000 1415 JR Z,GVECT3B-$ ; JUMP IF NO CHANGE
10CF 0001010E 1416 SET VBSCHG,(IX+VBSTAT) ; SET CHANGED BIT
10D1 000 1417 LD (IX+VBOARM),A
10D2 1418 ; ADD ITEM TO WRITE Q?
10D4 0001010E 1419 GVECT3B: BIT VBSCHG,(IX+VBSTAT)

```

```

1010 1000 1430 JR NZ,GVCT6-$ ; YES GVCT6
1011 1001 1431 ; NO CHANGE - LINK TO VECTOR Q
1012 1002 1432 LD HL,VECTQ
1013 1003 1433 CALL ADDTQ
1014 1004 1434 DEC B
1015 1005 1435 JP NZ,GVCT ; SUB FOR DJNZ
1016 1006 1436 GVCT4: EI
1017 1007 1437 CALL STIMER
1018 1008 1438 POP IX
1019 1009 1439 POP HL
1020 1010 1440 POP DE
1021 1011 1441 POP BC
1022 1012 1442 POP AF
1023 1013 1443 RET
1024 1014 1444 ; VECTOR AND Q WAGON
1025 1015 1445 GVCT5: LD HL,WAGLMT
1026 1016 1446 SYSTEM VECT
1027 1017 1447 LD HL,VECTQ
1028 1018 1448 CALL DELQ ; REMOVE FROM VECTOR Q
1029 1019 1449 GVCT6: RES VBSCHG,(IX+VBSTAT)
1030 1020 1450 LD HL,WRITQ
1031 1021 1451 CALL ADDTQ
1032 1022 1452 JR GVCT4-$ ; JUMP BACK TO QUIT
1033 1023 1453 ; ROUTINE TO BUMP TIME BASES OF VECTORS
1034 1024 1454 TBUMP: LD A,(HL) ; GET STATUS
1035 1025 1455 INC HL
1036 1026 1456 AND 0A0H ; ACTIVE OR INTERCEPTED?
1037 1027 1457 JR Z,TBUMP1-$ ; NO - TBUMP1
1038 1028 1458 INC (HL) ; BUMP THE TIME BASE
1039 1029 1459 TBUMP1: ADD HL,DE
1040 1030 1460 DJNZ TBUMP-$
1041 1031 1461 RET
1042 1032 1462 ; SUBROUTINE TO DELETE ENTRY AT FRONT OF Q
1043 1033 1463 ; ENTRY: HL = HEAD-TAIL, IX = OBJECT, A = CLOBBERE
1044 1034 1464 DELQ: DI
1045 1035 1465 LD A,(IX+NEXT) ; HEAD = NEXT(OBJECT)
1046 1036 1466 LD (HL),A
1047 1037 1467 AND A ; IS HEAD NOW NIL?
1048 1038 1468 RET NZ ; QUIT IF NOT
1049 1039 1469 INC HL ; YES - SET TAIL = NIL TOO
1050 1040 1470 LD (HL),A
1051 1041 1471 DEC HL
1052 1042 1472 RET
1053 1043 1473 COWINT: LD (IX+VBOXL),50 ; SLOW WALK OUT
1054 1044 1474 LD (IX+VBSTAT),80H ; ACTIVATE
1055 1045 1475 LD (IX+VBXCHK),1
1056 1046 1476 LD (IX+VBYCHK),1
1057 1047 1477 LD (IX+VBXH),4
1058 1048 1478 LD (IX+VBYH),40
1059 1049 1479 LD (IX+VBARM),6 ; SET ARM STRAIGHT
1060 1050 1480 LD (IX+VBLEG),LEGO.AND.OFFH
1061 1051 1481 JP ADDTQ
1062 1052 1482 ; SUBROUTINE TO APPEND ENTRY TO END OF Q
1063 1053 1483 ; ENTRY: HL = HEAD-TAIL BYTES, IX = OBJECT, A,DE C
1064 1054 1484 ADDTQ: PUSH IX ; DE = ENTRY
1065 1055 1485 POP DE
1066 1056 1486 DI
1067 1057 1487 LD (IX+NEXT),0 ; NEXT(OBJ)=NIL
1068 1058 1488 INC HL
1069 1059 1489 LD A,(HL) ; A = OLD TAIL
1070 1060 1490 LD (HL),E ; SET TAIL = .OBJ
1071 1061 1491 AND A ; WAS OLD TAIL NIL?
1072 1062 1492 JR Z,ADDTQ1-$ ; JUMP IF SO
1073 1063 1493 ; NONNIL OLD TAIL, SET NEXT(OLDTAIL)= OBJ
1074 1064 1494 LD E,A ; DE = .NEXT(OLDTAIL)
1075 1065 1495 LD A,(HL) ; A = .OBJ (FROM NEW TAIL)
1076 1066 1496 DEC HL
1077 1067 1497 DEC DE
1078 1068 1498 LD (DE),A
1079 1069 1499 RET
1080 1070 1500 ; NIL OLD TAIL CASE
1081 1071 1501 ADTQ1: DEC HL ; BACKUP TO HEAD
1082 1072 1502 LD (HL),E ; HEAD = .OBJ
1083 1073 1503 RET
1084 1074 1504 ; SUBROUTINE TO POINT IX AT FIRST ENTRY ON A Q

```

```

1495 ; ENTRY: HL = Q HEAD-TAIL
1496 ; EXIT: IX, DE = OBJECT, A = L. O. BYTE OF OBJECT
1497 ; NONZERO STATUS SET IF Q NOT EMPTY
1498 FIRST: DI
1499 LD E, (HL)
1500 INC HL
1501 INC HL
1502 LD D, (HL) ; D = H. O. ADDR. BYTE
1503 DEC HL
1504 DEC HL
1505 LD A, E ; E = HEAD OF Q
1506 AND A
1507 PUSH DE
1508 POP IX
1509 RET

1511 ; *****
1512 ; * GUNFIGHT CONSTANTS *
1513 ; *****
1514 ORG ($+1), AND, OFFFEH
1515 INTTBL:
1516 LFRVEC: DEFW GFLFR
1517 WRTVEC: DEFW GFWRT
1518 ; WAGON LIMITS TABLE
1519 WAGLMT: DEFB TLINE
1520 DEFB BLINE-24
1521 GETRDY: DEFM 'GET READY'
1522 ; GUNFIGHTER LIMITS
1523 GUNLMT: DEFB 0
1524 DEFB LCACX-17
1525 DEFB TLINE
1526 DEFB BLINE-20
1527 DRAW: DEFM 'DRAW'
1528 ; BULLET LIMITS
1529 BULLMT DEFB 0
1530 DEFB 159
1531 DEFB ALINE
1532 DEFB BLINE-1
1533 BN MACR #DX, #ARMX, #DY, #ARMY
1534 DEFW #DX
1535 DEFB #ARMX
1536 DEFW #DY
1537 DEFB #ARMY
1538 ENDM
1539 BULTAB BN 768, 15, 768, 15
1540 BN 1024, 15, 512, 12
1541 BN 1024, 15, 256, 11
1542 BN 1024, 15, 0, 8
1543 BN 1024, 15, -256, 6
1544 BN 1024, 15, -512, 4
1545 BN 768, 15, -768, 3
1546 LFTAB: DEFS 72, 22, 44, 67, 14
1547 RFTAB: DEFS 18, 68, 40, 13, 63
1548 GFCOLS: DEFB 9DH
1549 DEFB 76H
1550 DEFB 0FCH
1551 DEFB 87H
1552 DEFB 9DH
1553 DEFB 76H
1554 DEFB 6CH
1555 DEFB 87H
1556 GUNIT: DEFB 6, 6, 0, 0, 0, 30H, 30H, 0
1557 DEFB 0, 80H, 0FH, 0FH
1558 NUMB: EQU 00000111B ; COLOR MASK
1559 BULT EQU 00001011B
1560 TIME EQU 00001011B
1561 LARGE EQU 00001011B
1562 LARGZ EQU 00001100B

1564 ; *****
1565 ; * GUN FIGHT PATTERNS *
1566 ; *****
1567 ;

```

```

1568      , PATTERN TABLES:
1569  ARM1BL: DEFW ARM0
1570           DEFW ARM1
1571           DEFW ARM2
1572           DEFW ARM3
1573           DEFW ARM4
1574           DEFW ARM5
1575           DEFW ARM6
1576      , PATTERN DEFINITION MACROS
1577  DEF02 MACR #A, #B
1578           DEFB 0#AH
1579           DEFB 0#BH
1580           ENDM
1581  DEF03 MACR #A, #B, #C
1582           DEFB 0#AH
1583           DEFB 0#BH
1584           DEFB 0#CH
1585           ENDM
1586  DEF04 MACR #A, #B, #C, #D
1587           DEFB 0#AH
1588           DEFB 0#BH
1589           DEFB 0#CH
1590           DEFB 0#DH
1591           ENDM
1592  TREE DEF2 1, 17
1593           DEFB 00001000B
1594           DEFB 00011100B
1595           DEFB 00111110B
1596           DEFB 01101011B
1597           DEFB 00001000B
1598           DEFB 00001000B
1599           DEFB 00111100B
1600           DEFB 01111110B
1601           DEFB 10101001B
1602           DEFB 00001000B
1603           DEFB 00111100B
1604           DEFB 01111110B
1605           DEFB 11101011B
1606           DEFB 10001001B
1607           DEFB 00001000B
1608           DEFB 00011100B
1609           DEFB 10101110B
1610  ARM0: DEF04 0A, 0A, 2, 5
1611           DEF02 40, 00,
1612           DEF02 54, 00,
1613           DEF02 04, 00,
1614           DEF02 01, 00,
1615           DEF02 00, 40,
1616  ARM1: DEF04 0A, 0A, 2, 3
1617           DEF02 50, 00,
1618           DEF02 14, 00,
1619           DEF02 01, 40,
1620  ARM2: DEF04 0A, 0A, 2, 2
1621           DEF02 54, 00,
1622           DEF02 55, 40,
1623  ARM3: DEF04 0A, 7, 2, 4
1624           DEF02 10, 00,
1625           DEF02 05, 40,
1626           DEF02 54, 00,
1627           DEF02 50, 00,
1628  ARM4 DEF04 0A, 6, 2, 5
1629           DEF02 00, 40,
1630           DEF02 45, 00,
1631           DEF02 10, 00,
1632           DEF02 50, 00,
1633           DEF02 40, 00,
1634  ARM5: DEF04 0A, 5, 2, 6
1635           DEF02 00, 40,
1636           DEF02 01, 00,
1637           DEF02 05, 00,
1638           DEF02 14, 00,
1639           DEF02 54, 00,
1640           DEF02 50, 00,
1641  ARM6: DEF04 0A, 5, 1, 5
1642           DEFB 01H

```

```

1E4D 11 1643      DEFB 44H
1E4E 11 1644      DEFB 10H
1E4D 10 1645      DEFB 40H
1E4E 10 1646      DEFB 40H
1647      ; **** NOTE ****
1648      ; THE FOLLOWING PATTERNS ARE CONSTRAINED TO EXIST ON THE
1649      ; PAGE. THE FOLLOWING 'ORG' WILL DO IT FOR EXPERIMENTAL
1650      ; PATTERNS ARE: LEG0,LEG1,LEG2,KIL1,KIL2
1651      ;      ORG      ($+255). AND. OFF00H      ; *** TEMP ***
1E4E 11 1652      LEG0: DEFB LEG1 AND. OFFH
1E50 00 1653      DEFB 4
1E51      1654      DEF04 0,0F,3,5
1E55      1655      DEF03 01,55,00,
1E56      1656      DEF03 05,45,40,
1E5B      1657      DEF03 15,01,40,
1E5D      1658      DEF03 50,01,40,
1E41      1659      DEF03 15,00,54,
1E44 24 1660      LEG1: DEFB LEG2 AND. OFFH
1E45 00 1661      DEFB 4
1E46      1662      DEF04 2,0F,2,5
1E4A      1663      DEF02 15,50,
1E4C      1664      DEF02 54,50,
1E4E      1665      DEF02 50,50,
1E70      1666      DEF02 50,50,
1E72      1667      DEF02 55,15,
1E74 41 1668      LEG2: DEFB LEG0 AND. OFFH
1E75 00 1669      DEFB 4
1E76      1670      DEF04 3,0F,2,5
1E7A      1671      DEF02 55,00,
1E7C      1672      DEF02 15,00,
1E7E      1673      DEF02 15,00,
1E80      1674      DEF02 14,00,
1E82      1675      DEF02 05,40,
1E84 04 1676      KIL1: DEFB KIL2 AND. OFFH
1E85 14 1677      DEFB 20
1E86      1678      DEF04 0,1,4,13
1E8A      1679      DEF04 01,10,00,00,
1E8E      1680      DEF04 45,54,40,00,
1E92      1681      DEF04 55,55,40,00,
1E96      1682      DEF04 0A,A8,00,00,
1E9A      1683      DEF04 0A,A2,00,01,
1E9E      1684      DEF04 0A,AA,80,14,
1FA2      1685      DEF04 02,AA,00,50,
1FA4      1686      DEF04 00,A3,05,40,
1FAA      1687      DEF04 05,55,54,00,
1FAE      1688      DEF04 15,55,50,00,
1FB2      1689      DEF04 54,55,50,00,
1FB4      1690      DEF04 50,05,54,00,
1FBA      1691      DEF04 50,01,55,00,
1FBE      1692      DEF04 10,01,55,40,
1FC2      1693      DEF04 10,00,05,50,
1FC4      1694      DEF04 00,00,01,50,
1FCA      1695      DEF04 00,00,00,40,
1FCF      1696      DEF04 00,00,01,40,
1FD2      1697      DEF04 00,00,00,54,
1FDA 00 1698      KIL2: DEFB KIL2 AND. OFFH
1FD7 21 1699      DEFB 60
1FDB      1700      DEF04 0,0,4,7
1FDC      1701      DEF04 01,10,00,00,
1FE0      1702      DEF04 45,54,40,00,
1FE4      1703      DEF04 55,55,40,00,
1FE8      1704      DEF04 0A,A8,00,00,
1FEC      1705      DEF04 0A,88,15,01,
1FF0      1706      DEF04 16,A5,55,41,
1FF4      1707      DEF04 15,55,55,55,
1FF8      1708      CACTUS DEF2 1,12
1FFA 00 1709      DEFB 00100000B
1FFB 00 1710      DEFB 00110000B
1FFC 00 1711      DEFB 00111000B
1FFD 00 1712      DEFB 00110000B
1FFE 10 1713      DEFB 10110010B
1FFF 10 1714      DEFB 11110010B
1F00 10 1715      DEFB 11110110B
1F01 10 1716      DEFB 00111100B
1F02 10 1717      DEFB 00111100B

```

1F02	1718	DEFB 00110000B
1F04	1719	DEFB 00110000B
1F05	1720	DEFB 00110000B
1F06	1721	DEFM 'GOT ME'
1F06	1722	NULPAT: DEFB 0
1F0D	1723	DEFB 0
1F0E	1724	DEFB 1
1F0F	1725	DEFB 1
1F10	1726	DEF04 0, 0, 3, F
1F14	1727	DEF03 00, 44, 00,
1F17	1728	DEF03 11, 55, 10,
1F1A	1729	DEF03 15, 55, 50,
1F1D	1730	DEF03 02, AA, 00,
1F20	1731	DEF03 02, A2, 00,
1F23	1732	DEF03 02, AA, 80,
1F24	1733	DEF03 00, AA, 00,
1F29	1734	DEF03 00, A8, 00,
1F2C	1735	DEF03 15, 55, 00,
1F2F	1736	DEF03 55, 55, 50,
1F32	1737	DEF03 51, 55, 50,
1F35	1738	DEF03 41, 55, 00,
1F38	1739	DEF03 41, 55, 00,
1F3B	1740	DEF03 45, 55, 00,
1F3F	1741	DEFB 01H
1F3F	1742	DEFB 55H
1F40	1743	WAGPAT DEF04 0, 0, 4, 16
1F41	1744	DEF04 00, 05, 50, 00,
1F43	1745	DEF04 00, 55, 55, 00,
1F4F	1746	DEF04 01, 55, 55, 40,
1F50	1747	DEF04 05, 55, 55, 50,
1F54	1748	DEF04 15, 54, 15, 54,
1F58	1749	DEF04 15, 50, 05, 54,
1F5C	1750	DEF04 15, 40, 01, 54,
1F60	1751	DEF04 15, 40, 01, 54,
1F64	1752	DEF04 15, 50, 05, 54,
1F68	1753	DEF04 05, 54, 15, 50,
1F6C	1754	DEF04 01, 55, 55, 40,
1F70	1755	DEF04 00, 55, 55, 00,
1F74	1756	DEF04 00, 15, 54, 00,
1F78	1757	DEF04 02, AA, AA, 80,
1F7C	1758	DEF04 00, AA, AA, 00,
1F80	1759	DEF04 12, AA, AA, 84,
1F84	1760	DEF04 10, A8, 2A, 04,
1F88	1761	DEF04 10, 20, 08, 04,
1F8C	1762	DEF04 52, AA, AA, 85,
1F90	1763	DEF04 10, 20, 08, 04,
1F94	1764	DEF04 10, 00, 00, 04,
1F98	1765	DEF04 10, 00, 00, 04,
	1766	,
1F9C	1767	FUDG4. DEFB 0
	1768	,
1F9D	1769	MSET MASTER 0A4
1F9F	1770	VOLUME 09H, 0H
1FA0	1771	RET
	1772	; HOME ON DA RANGE
1FA3	1773	HOME CALL MSET
1FA7	1774	NOTE1 36, G1
1FA	1775	NOTE1 12, F1
1FAA	1776	NOTE1 18, E1
1FAC	1777	NOTE1 6, D1
1FAF	1778	NOTE1 36, E1
1FB0	1779	QUIET
	1780	; TAPS
1FB1	1781	TAPS.
1FB1	1782	CALL MSET
1FB4	1783	NOTE1 18, C1
1FB4	1784	NOTE1 6, C1
1FB8	1785	NOTE1 36, F1
1FB4	1786	NOTE1 18, C1
1FBC	1787	NOTE1 6, F1
1FBE	1788	NOTE1 36, A1
1FC0	1789	QUIET
	1790	; FUNERAL
1FC1	1791	FUNERL
1FC1	1792	CALL MSET
1FC4	1793	NOTE1 24, A0

```

1FC6      1794      NOTE1 18,A0
1FC8      1795      NOTE1 6,A0
1FCA      1796      NOTE1 24,A0
1FCC      1797      NOTE1 18,C1
1FCE      1798      NOTE1 6,B0
1FD0      1799      NOTE1 18,B0
1FD2      1800      NOTE1 6,A0
1FD4      1801      NOTE1 18,A0
1FD6      1802      NOTE1 6,0S0
1FD8      1803      NOTE1 18,A0
1FDA      1804      QUIET
1FDB      1805      GUNSHOT OUTPUT 18H,0F0H,0F5H,0FDH,0FFH,0,3FH,0FFH,0EFH
1FDD      1806      LEGSTA
1FDE      1807      VOLUME 0FFH,03FH
1FDF      1808      REST 5
1FE0      1809      NOTE1 5,8FH
1FE2      1810      NOTE1 5,4CH
1FE4      1811      QUIET
1FE6      1812      LASTB EQU $

```

```

1814      ; *****
1815      ; * RAM CELLS *
1816      ; *****
1817      ORG NORMEM+0E70H
1818      DEFS 150      ; ALLOW BIG STACK
1819      STACK EQU $      ; START STACK HERE
1820      DEFS 12
1821      MSTACK EQU $
1822      STRRAM EQU $
1823      WRITQ: DEFS 3      ; WRITE Q HEADER
1824      VECQ: DEFS 3      ; VECTOR Q HEADER
1825      VECSTR EQU $
1826      BULV1: DEFS BULVSZ ; BULLET VECTOR 1
1827      BULV2: DEFS BULVSZ ; BULLET VECTOR 2
1828      BULV3: DEFS BULVSZ ; BULLET VECTOR 3
1829      BULV4: DEFS BULVSZ ; BULLET VECTOR 4
1830      DEFS 1      ; LEFT COWBOY LINK
1831      LCOWB: DEFS GFVSIZ-1 ; LEFT GUNFIGHTER
1832      DEFS 1      ; RIGHT COWBOY LINK
1833      RCOWB: DEFS GFVSIZ-1 ; RIGHT GUNFIGHTER
1834      DEFS 1      ; WAGON LINK
1835      WAGVEC: DEFS WAGVSZ ; WAGON VECTOR
1836      WAGON EQU WAGVEC+VBSTAT
1837      ENDRAM EQU $
1838      LBULS EQU CT5
1839      RBULS EQU CT6
1840      RFIELD DEFS 1
1841      LSCORE DEFS 3
1842      LFIELD DEFS 1
1843      RSCORE DEFS 3
1844      LIST $
1845      LEND EQU LASTB
1846      END

```

TOTAL ASSEMBLER ERRORS = 2

```

$WEND 3
$REW 2
$END 00
$$
$MOSFER, HVGSYS, ASL, HVGLIB, USG, , MT1
$ASS SI ASI
$NOP
$EXE SFD, , NOLO
POS HVGLIB
EXIT
$MOVE SI, 5
$NOP
$EXE SFD, , NOLO
ASS SI USG
POS HVGLIB

```

```

FXI
$MOVE SI,7
$AVR CI,4
$ASS 2 MT1 3 SCA 4 SCB 6 LO RAD NO
$EXE MOSTEK.LMG

```

```

*MODCOMP Z-80 CROSS ASSEMBLER* HOME VIDEO GAME SYSTEM
ADDR OBJECT STMT LABEL OPED OPERAND COMMENT

```

```

        647      LIST S
        648      ; *****
        649      ; * HVGSYS *
        650      ; *****
        651      ; ** MODIFIED TO CORRECT CALCULATOR BUG AND ASTERISK
        652      ; ** AND INCSCR AND CLNUM BUGS
        653      ; *****

00008      649 PFUG      EQU 08H      ; POT FUDGE FACTOR
>17DE      650 GFSTRT   EQU 17DEH    ; GUN FIGHT START ADDRESS
>1328      651 CMSTRT   EQU 1328H    ; CHECKMATE START ADDRESS
>1020      652 CALGST    EQU 1020H    ; CALCULATOR START ADDRESS
>0E19      653 SCBST:    EQU 0E19H    ; SCRIBBLING START ADDRESS

        655      ; *****
        656      ; * POWER UP RESTART *
        657      ; *****
        658      ORG 0
00000 00000 659      NOP              ; WAIT FOR THINGS TO SETTLE DOW
00001 00001 660      DI
00002 00002 661      XOR A
00003 00003 662      OUT (CONCM),A    ; *** SET CONSUMER MODE ***
00004 00004 663      JP PWRUP

        665      ORG 8
00005 00005 666      ; TRANSFER CONTROL TO RESTART HANDLER
00006 00006 667      JP 2007H        ; VECTOR OUT

0000B 0000B 669      NUMBAS: DEFB 1CH
0000C 0000C 670      DEFB 3CH
0000D 0000D 671      DEFB 1CH
0000E 0000E 672      DEFB 20H

        674      ORG 16
00010 00010 675      JP 200AH        ; RESTART 2
00011 00011 676      MENUCL: DEFB 06H ; MENU COLORS
00012 00012 677      DEFB 0FAH
00013 00013 678      DEFB 07H
00014 00014 679      DEFB 62H

        681      ORG 24
0001B 0001B 682      JP 200DH        ; RESTART 3
0001C 0001C 683      ; NAME: PAUSE
0001D 0001D 684      ; PURPOSE: HALT # OF INTERRUPTS
0001E 0001E 685      ; INPUT: B = # OF INTERRUPTS
0001F 0001F 686      ; PAUSE: EI
00020 00020 687      HALT
00021 00021 688      DJNZ -1
00022 00022 689      RET
00023 00023 690      ORG 32
00024 00024 691      JP 2010H        ; RESTART 4

        695      ; NAME: SET WORD
        696      ; (HL)=DE
00025 00025 697      HSETW: LD (HL),E
00026 00026 698      INC HL
00027 00027 699      LD (HL),D
00028 00028 700      RET

```



```

0028 031320 702      ORG 40
703      JP 2013H      ; RESTART 5

002B 100000 705 CONC3: LD HL,0      ; ZERO OUT HL
002F 00      706      RET

0030 100000 708      ORG 48
709      JP 2016H      ; RESTART 6

0033 00      711 CHKSUM1: DEFB 0      ; CHECKSUM

0034 000000 713 ITAB:  DEFW MACTIN      ; INTERRUPT TRANSFER
0036 00      714      DEFB 1      ; ** SYSTEM REVISION LEVEL

716      ORG 56
717      ; NAME:      USER PROGRAM INTERFACE
718      ; PURPOSE:    TRANSFER OF CONTROL FROM USER TO SYSTEM
719      ; INPUT:      ROUTINE # FOLLOWS INLINE AFTER RST INSTR
720      ;             IF L.O. BIT SET, LOAD ARGUMENTS INLINE IF
721      ;             NONE
722      ; STACK USE:   18 BYTES TOTAL, 16 BYTES ON EXIT
723      ; SIDE EFFECTS: REGISTERS AF,BC,DE,HL,IX, AND OLD IY SAV
724      ; EXPLANATION:
725      ; REGISTERS AF,BC,DE,HL,IX, AND PREVIOUS IY ARE PUSHED
726      ; THE NUMBER FOLLOWING THE RST 56 INSTRUCTION IS USED TO
727      ; INDEX A JUMP VECTOR GIVING THE STARTING ADDRESS OF THE
728      ; SYSTEM ROUTINE TO CALL. IF OPTIONED, INLINE ARGUMENTS
729      ; ARE COPIED INTO THE CONTEXT AREA. FOR ARGUMENT ORDERIN
730      ; SEE INTERPRETER DOCUMENTATION AND APPROP. TABLES
731      ; A DUMMY RETURN IS INSERTED WHICH, WHEN RETURNED TO BY
732      ; SYSTEM ROUTINE, WILL RESTORE THE REGISTER CONTENTS AND
733      ; RETURN TO THE USER PROGRAM
734      ;
735      ; *** THE UPI HAS BEEN EXTENDED TO SUPPORT USER SUPPLI
736      ; ROUTINES. IF THE CALL INDEX PROVIDED IS NEGATIVE
737      ; THEN THE USERS DISPATCH TABLE POINTER (USERTB) IS US
738      ; NOTE THAT THE SIGN BIT ISN'T ZAPPED BEFORE BEING
739      ; USED AS AN INDEX, THIS MEANS THAT THE USERS DISPATCH
740      ; TABLE POINTER SHOULD POINT 128 BYTES BEFORE THE FIRS
0038 E3      741      EX (SP),HL      ; RETURN ADDRESS TO HL
0039 F5      742      PUSH AF      ; CREATE CONTEXT
003A C5      743      PUSH BC
003B D5      744      PUSH DE
003C DD E5   745      PUSH IX
003E FD E5   746      PUSH IY
0040 FD210000 747      LD IY,0      ; POINT IY AT CONTEXT
0044 FD39   748      ADD IY,SP
0046 7F      749      LD A,(HL)      ; LOAD OPCODE
0047 23      750      INC HL
0048 117A02  751      LD DE,RETN      ; DE = RETURN POINT
004B 1F      752      RRA      ; SUCK WANTED?
004C 000A   753      JR C,MINT0-$      ; JUMP IF YES
004E F5      754      INTPE: PUSH HL      ; SAVE PC
004F D5      755      PUSH DE      ; SAVE DUMMY RETURN
0050 210000 756      LD HL,SYSOPT
0053 67      757      RLCA
0054 5F      758      LD E,A
0055 1A00   759      LD D,0
0057 17      760      RLA      ; USER TABLE WANTED?
0058 0003   761      JR NC,PUSH1-$
005A 5A004F  762      LD HL,(USERTB)      ; YES - LOAD IT
005D 19      763      PUSH1: ADD HL,DE
005F 5F      764      LD E,(HL)
0060 23      765      INC HL
0061 D5      766      LD D,(HL)
0062 FD4A0B  767      PUSH DE
0063 FD4A0B  768      LD H,(IY+CBH)
0065 FD4A0A  769      LD L,(IY+CBL)
0068 FD4A03  770      RELO: LD D,(IY+CBIXH)
006B FD4A02  771      LD E,(IY+CBIXL)

```

```

006E DE      772      PUSH DE
006F DE      773      POP  IX
0071 DE      774      LD   A, (IY+CBA)
0074 DE      775      DELOAD LD   D, (IY+CBD)
0077 DE      776      LD   E, (IY+CBE)
007A DE      777      RET
; CALL VIA RETURN
; NAME: MACRO INTERPRETER
; PURPOSE: INTERPRETING SEQUENCES OF SYSTEM CALLS
; INPUT: ADDRESS OF STRING TO INTERPRET PASSED ON
; STACK USE: NO INCREASE IN DEPTH
; EXPLANATION: IF OPTIONED (BIT 0 OF CALL INDEX SET) TH
; ARGUMENT TABLE (MRARGT) IS INDEXED GIVING A MASK WHICH
; SPECIFIES HOW TO TRANSFER INLINE ARGUMENTS INTO THE CO
; BLOCK. THIS MASK IS FORMATED AS FOLLOWS:
;
; *****
; * 7 * 6 * 5 * 4 * 3 * 2 * 1 * 0 *
; *****
; * H * L * A * IX * B * C * D * E *
; *****
; ARGUMENTS MUST FOLLOW THE CALL INDEX IN THE FOLLOWING
; (OMITING UNUSED ARGUMENTS, OF COURSE)
; (INDEX), IXL, IXH, E, D, C, B, A, L, H
;
; THE SIMULATED PC IS SAVED AND A DUMMY RETURN IS
; INSERTED ON THE STACK. THE UPI DISPATCHING ROUTINE IS
; THEN ENTERED AT 'INTPE', WHICH EFFECTS A CONTROL TRANS
; TO THE CALLED ROUTINE. WHEN THE CALLED ROUTINE RETURN
; IT WILL COME BACK HERE TO INTERPRET THE NEXT MACRO INS
; NOTE THAT THIS ROUTINE IS REENTRANT, THEREFORE THE CAL
; ROUTINE MAY RECUR BACK THRU HERE, IF IT FEELS LIKE IT.
; ** THE UPI HAS BEEN EXTENDED TO SUPPORT USER PROVIDED
; SYSTEM ROUTINES. IF A NEGATIVE CALL INDEX IS ENCOUNTER
; BY THE INTERPRETER, AND 'SUCK INLINE' IS OPTIONED, THE
; USER MACRO ROUTINE ARGUMENT TABLE IS INDEXED FOR A
; PARAMETER MASK. THE ADDRESS OF THIS TABLE IS ASSUMED
; TO BE IN (UMARGT), (UMARGT+1). THIS POINTER SHOULD
; POINT 64 BYTES BEFORE THE FIRST REAL ENTRY.
; I. E. LD HL, USERMT-64 ; WHERE USERMT POINTS AT
; LD (UMARGT), HL
007B DE      814      MINIPC: POP DE ; DISCARD DUMMY RETURN FROM UPI
007C DE      815      RENTER:
007E DE      816      POP HL ; POP OFF PC

; NAME: MCALL
; PURPOSE: CALL INTERPRETER SUBROUTINE
; INPUT: HL = ROUTINE ADDRESS
; NOTES: ROUTINE MAY BE CALLED FROM MACHINE LANGUAGE
; ANOTHER INTERPRETED SEQUENCE
; STACK DEPTH INCREASED BY 4 BY CALL
;
; MNCALL: LD A, (HL) ; GET OPCODE
; INC HL
; SRL A
; LD DE, RENTER ; LOAD INTERPRETER DUMMY RETURN
; MINT0: PUSH DE ; SAVE DUMMY RETURN
; LD C, A ; INDEX TO C
; JR NC, MINT2-$ ; JUMP IF NO LOAD WANTED
; EX DE, HL
; LD B, 0
; LD HL, MRARGT ; LOAD SYSTEM ARG TABLE
; BFI 6, A ; USE USER TABLE?
; JR Z, MINT1-$ ; JUMP IF NO
; LD HL, (UMARGT)
; MINT1: ADD HL, BC ; INDEX TABLE
; LD B, (HL)
; CALL MSUCK1 ; CALL SUCK ROUTINE
; DUMMY RETURN TO DE, HL = PC
; MINT2: POP DE ; GET CALL INDEX BACK
; LD A, C
; LD B, (IY+CBB) ; RESTORE CLOBBEDED REGISTERS
; LD C, (IY+CBC)
; JR INTPE-$ ; JOIN NORMAL UPI DISPATCH SEQU
; NAME: SUCK INLINE ARGUMENTS

```

```

847  * PURPOSE:      TRANSFER OF INLINE ARGS INTO CONTEXT BLO
848  * INPUT:         B = ARG LOAD MASK (SEE INTERPRETER COMME
849  * OUTPUT:        HL = UPDATED PC
850  * EXPLANATION:   THIS ROUTINE IMPLEMENTS A MACRO LOAD INS
851  * IT IS USED BY THE INTERPRETER AS WELL.  A ONE BIT IN T
852  * INLINE LOAD MASK MEANS TRANSFER THE NEXT INLINE BYTE I
853  * A ZERO BIT MEANS 'ADVANCE CONTEXT BLOCK POINTER'
854  * TWO ENTRY POINTS ARE DEFINED, ONE FOR THE SUCK MACRO I
855  * THE OTHER FOR THE INTERPRETER TO USE
856  * SUCK MACRO ENTRY:
857  MSUCK:  POP HL          ; RETURN ADDRESS TO HL
858          POP DE          ; POP OFF PC
859  * *** BYTE SAVING TRICK *** REPLACE WITH LD HL,REENTRY
860          INC HL          ; ADVANCE TO REENTRY (MINTO)
861          PUSH HL
862  * FALL INTO ...
863  MSUCK1: BIT 4,B          ; IX LOAD WANTED?
864          JR  Z,MSUCK2-$   ; MSUCK2 IF NOT
865          LD  A,(DE)
866          INC DE
867          LD  (IY+CBIXL),A
868          LD  A,(DE)
869          INC DE
870          LD  (IY+CBIXH),A
871  MSUCK2: PUSH IY          ; LET HL = IY
872          POP HL
873          INC HL            ; + 4
874          INC HL
875          INC HL
876          INC HL
877          RES 4,B          ; KILL IX BIT
878  * THE FAMOUS SUCK IN LOOP
879  MSUCK3: SRL B
880          JR  NC,MSUCK5-$  ; MSUCK5 IF NOT THIS TIME
881          LD  A,(DE)      ; GET INLINE BYTE
882          INC DE
883          LD  (HL),A      ; STUFF INTO CB
884  MSUCK5: INC HL          ; BUMP CB POINTER
885  * ** THIS CODE ASSUMES THAT STATUS OF 'SRL' IS PRESERVE
886          JR  NZ,MSUCK3-$  ; JUMP BACK IF MORE TO DO
887          EX  DE,HL       ; HL = PC
888          RET            ; THEN QUIT
889  * *****
890  * * UPI ROUTINE ADDRESS TABLE *
891  * *****
892  SYSDPT:  DEFW MINTPC
893          DEFW MXINTC
894          DEFW MRCALL
895          DEFW MMCALL
896          DEFW MMRET
897          DEFW MMJLMP
898          DEFW MSUCK
899          DEFW MACTIN
900          DEFW TIMEY
901          DEFW MUZSET
902          DEFW MUZSTP
903          DEFW MSETUP
904          DEFW MCOLOR
905          DEFW MFILL
906          DEFW MPAINT
907          DEFW MVWRIT
908          DEFW MWRITR
909          DEFW MWRITP
910          DEFW MWRIT
911          DEFW MWRITA
912          DEFW MVBLAN
913          DEFW MBLANK
914          DEFW MSAVE
915          DEFW MREST
916          DEFW MSCROL
917          DEFW DISPCH
918          DEFW STRNEW
919          DEFW BCDISP
920          DEFW MRELAB
921          DEFW MRELA1
922          ; RELAB1

```

0107 1000	923	DEFW MVECTC	
0109 1000	924	DEFW MVECT	
0109 1000	925	DEFW MKCTAS	
0109 1000	926	DEFW MENTRY	; SENTRY
0109 1000	927	DEFW MDOIT	; DOIT
0111 1000	928	DEFW MDOITB	
0112 1000	929	DEFW MPIZBK	; PIZBRK
0112 1000	930	DEFW MMENU	
0112 1000	931	DEFW MGETP	
0112 1000	932	DEFW MGETN	
0112 1000	933	DEFW MPAUSE	; PAUSE
0112 1000	934	DEFW MDISTI	; DISPLAY TIME
0112 1000	935	DEFW MINCSC	; INC SCORE
0112 1000	936	DEFW INXNIB	; INDEXN
0112 1000	937	DEFW PUTNIB	; STOREN
0112 1000	938	DEFW MINDW	; INDEXW
0112 1000	939	DEFW MINDB	; INDEXB
0112 1000	940	DEFW MMOVE	; MOVE
0112 1000	941	DEFW MSHFTU	
0112 1000	942	DEFW BCDAD	
0112 1000	943	DEFW BCDSB	
0112 1000	944	DEFW BCDML	
0112 1000	945	DEFW BCDDV	
0112 1000	946	DEFW BCDCS	
0112 1000	947	DEFW BCING	
0112 1000	948	DEFW SDADD	
0112 1000	949	DEFW SDSMG	
0112 1000	950	DEFW SDABS	
0112 1000	951	DEFW SNEG	
0112 1000	952	DEFW MRANGE	
0112 1000	953	DEFW MQUIT	
0112 1000	954	DEFW NSETB	
0112 1000	955	DEFW NSETW	
0112 1000	956	DEFW MMTD	

	958	; MACRO ROUTINES ARGUMENT MASK TABLE	
	959	; FORMAT:	
	960	; *****	
	961	; * 7 * 6 * 5 * 4 * 3 * 2 * 1 * 0 *	
	962	; *****	
	963	; * H * L * A * IX * B * C * D * E *	
	964	; *****	
	965	; ARGUMENTS MUST FOLLOW THE CALL INDEX IN THE FOLLOWING	
	966	; (OMITING UNUSED ARGUMENTS, OF COURSE)	
	967	; (INDEX), IXL, IXH, E, D, C, B, A, L, H	
014B 00	968	MRARGT: DEFB 0	; INTPC
014C 00	969	DEFB 0	; XINTC
014B 00	970	DEFB 11000000B	; RCALL
014E 00	971	DEFB 11000000B	; MCALL
014F 00	972	DEFB 0	; MRET
0150 00	973	DEFB 11000000B	; MJUMP
0151 00	974	DEFB 00001000B	; SUCK
0152 00	975	DEFB 0	; ACTINT
0153 01	976	DEFB 00000100B	; DECCTS
0154 00	977	DEFB 11110000B	; BMUSIC
0155 00	978	DEFB 0	; EMUSIC
0156 00	979	DEFB 00101010B	; SETOUT
0157 00	980	DEFB 11000000B	; COLSET
0158 00	981	DEFB 00101111B	; FILL
0159 00	982	DEFB 00101111B	; RECTAN
015A 00	983	DEFB 11010000B	; VWRITR
015B 00	984	DEFB 11100011B	; WRITR
015C 00	985	DEFB 11100011B	; WRITP
015D 00	986	DEFB 11101111B	; WRIT
015E 00	987	DEFB 11101111B	; WRITA
015F 00	988	DEFB 00010011B	; VBLANK
0160 00	989	DEFB 11001011B	; BLANK
0161 00	990	DEFB 11001111B	; SAVE
0162 00	991	DEFB 11000011B	; RESTORE
0163 00	992	DEFB 11001111B	; SCROLL
0164 00	993	DEFB 00100111B	; NEW DISCHR
0165 00	994	DEFB 11000111B	; NEW DISSTR

01A6 01	995	DEFB 11001111B	; DISNUM
01A7 00	996	DEFB 00100000B	; RELABS
01A8 00	997	DEFB 00100000B	; RELAB1
01A9 00	998	DEFB 11010100B	; VECTC
01AA 00	999	DEFB 11010000B	; VECT
01AB 00	1000	DEFB 0	; KCTASC
01AC 00	1001	DEFB 00000011B	; SENTRY
01AD 00	1002	DEFB 11000000B	; DOIT
01AE 00	1003	DEFB 11000000B	; DOITB
01AF 00	1004	DEFB 0	; PIZERK
01B0 00	1005	DEFB 11000011B	; MENU
01B1 00	1006	DEFB 11101100B	; GET PARAMETER
01B2 01	1007	DEFB 11001111B	; GET NUMBER
01B3 00	1008	DEFB 00001000B	; PAUSE
01B4 02	1009	DEFB 00000111B	; DISTIM
01B5 00	1010	DEFB 11000000B	; INCSCR
01B6 00	1011	DEFB 11000000B	; INDEXN
01B7 00	1012	DEFB 11000000B	; STOREN
01B8 00	1013	DEFB 11000000B	; INDEXW
01B9 00	1014	DEFB 11000000B	; INDEXB
01BA 01	1015	DEFB 11001111B	; MOVE
01BB 00	1016	DEFB 11001000B	; SHIFTU
01BC 00	1017	DEFB 11001011B	; BCDADD
01BD 00	1018	DEFB 11001011B	; BCDSUB
01BE 00	1019	DEFB 11001011B	; BCDMUL
01BF 00	1020	DEFB 11001011B	; BCDDIV
01C0 00	1021	DEFB 11001000B	; BCDCHS
01C1 00	1022	DEFB 00001011B	; BCDNEG
01C2 00	1023	DEFB 11001011B	; DADD
01C3 00	1024	DEFB 00001011B	; DSMG
01C4 00	1025	DEFB 00001011B	; DABS
01C5 00	1026	DEFB 11001000B	; NEG
01C6 00	1027	DEFB 00100000B	; RANGED
01C7 00	1028	DEFB 00000000B	; QUIT
01C8 00	1029	DEFB 11100000B	; SET BYTE
01C9 00	1030	DEFB 11000011B	; SET WORD
01CA 00	1031	DEFB 11000111B	; MASK TO DELTAS

018B 00	1033	; INTERRUPT ROUTINE FOR EVERYBODY	
018C 00	1034	; WHO DOESN'T WANT TO WRITE THEIR OWN	
018D 00	1035	; DOES 4 60TH SEC COUNTERS IN CTO-3	
018E 00	1036	MACTIN: DI	; MAKE DAMN SURE WE IS OFF
018F 00	1037	PUSH AF	
0190 00	1038	PUSH BC	
0191 00	1039	PUSH DE	
0192 00	1040	PUSH HL	
0193 00	1041	IM 2	
0194 00	1042	LD A, ITAB, SHR, 8	
0195 00	1043	LD I, A	
0196 00	1044	LD A, 200	
0197 00	1045	OUT (INLIN), A	
0198 00	1046	LD A, ITAB&OFFH	
0199 00	1047	OUT (INFBK), A	
019A 00	1048	CALL TIMEZ	; UPDATE TIMEOUT, MUSIC AND SECON
019B 00	1049	LD C, OFH	; USE CTO-3
019C 00	1050	CALL TIMEY	; DEC CTO-3
019D 00	1051	POP HL	
019E 00	1052	POP DE	
019F 00	1053	POP BC	
01A0 00	1054	POP AF	
01A1 00	1055	EI	
01A2 00	1056	RET	

1058 ; ROUTINE: SENTRY
 1059 ; PURPOSE: TO WAIT FOR CHANGE OF PROGRAM STATUS
 1060 ; IN EITHER THE PORTS OR THE TIMER-COUNTERS.
 1061 ; IN ADDITION IT CHECKS TIMEOUT FOR LONG PERIODS OF IN-
 1062 ; ACTIVITY.
 1063 ; ** IS VECTOR OUT FLAG SET??

```

01AC 30F04F 1064 MENTRY: LD A,(SENFLG)
01AF FFA0 1065 CP 0AAH
01B1 001920 1066 JP Z,2019H ; YES - JUMP OUT
01B4 30104F 1067 LD A,(TIMOUT) ; CHECK IF TIME TO BLAKOUT
01B7 00 1068 OR A
01B8 1000 1069 JR NZ,TTEST-$
01BA 00 1070 MPIZBK: XOR A ; TIME TO SHUT DOWN
01BD 00 1071 DI
01BE 0015 1072 OUT (VOLC),A ; TURN OFF SOUNDS
01BF 0016 1073 OUT (VOLAB),A
01C0 000040 1074 LD BC,COLBX+8*256
01C3 0000 1075 OUT (C),A ; PAINT IT BLACK
01C5 1000 1076 DJNZ -2
01C7 11100 1077 FBLEP: LD DE,AKEYS
01CA 000400 1078 CALL FINDL3 ; CALL STORE DE INTO CONTEXT RO
01CD 000501 1079 CALL TTEST ; WAIT FOR SOMETHING TO HAPPEN
01D0 00 1080 INC A
01D1 1000 1081 JR NZ,MPIZBK-$
01D3 00000000 1082 LD (IY+CBA),0
01D7 00 1083 EI
01D8 00F04F 1084 LD HL,(COLLST) ; GET SAVED COLORS
01DB 00004F 1085 NCOLOR: LD (COLLST),HL ; SAVE COLORS FOR FUTURE
01DE 000008 1086 LD BC,800H+COLBX
01E1 0000 1087 OTIR ; RESET THE COLORS
01E3 00 1088 XOR A
01E4 00 1089 RET
01E5 000008 1090 TTEST: CALL TRCHK
01E8 000700 1091 LD (IY+CBA),A
01EB 000000 1092 LD (IY+CEB),B
01EE 1110 1093 CP SKYD
01F0 00 1094 RET C
01F1 0010 1095 CP POTO
01F3 00 1096 RET NC
01F4 0010 1097 LD A,OFFH
01F6 00004F 1098 LD (TIMOUT),A
01F9 00 1099 RET
011A 0000 1101 CALL DEFW SCLR
011C 0000 1102 DEFW ENCLC
01FF 0010 1103 DEFW CALOST ; START OF CALCULATOR

```

```

1105 ; SYSTEM ROUTINES JUMP VECTOR
1106 ORG 200H
0200 000004 1107 JP TIMEZ ; DO TIMER & MUSIC
0203 007B04 1108 JP TIMEX ; DECTMR

```

```

0206 20 1110 SYSFNT: DEFB 20H
0207 08 1111 DEFB 8
0208 08 1112 DEFB 8
0209 01 1113 DEFB 1
020A 07 1114 DEFB 7
020B 0000 1115 DEFW LRGCHR

```

```

020D 00 1117 SMLFNT: DEFB 0A0H
020F 00 1118 DEFB 4
0210 00 1119 DEFB 6
0211 00 1120 DEFB 1
0212 00 1121 DEFB 5
0213 0000 1122 DEFW SMLCHR

```

```

1114 ; ALLKEYS MASK
0214 00 1123 AKEYS: DEFB 3FH
0215 00 1124 DEFB 3FH
0216 00 1125 DEFB 3FH
0217 00 1126 DEFB 3FH

```

```

1130 ; HEAD OF ONBOARD MENU
0219 1100 1131 GUNLNF: DEFW CML
021A 1100 1132 DEFW PNGF
021C 1100 1133 DEFW GFSTRT
021F 00005800 1134 DEFM 'MAX SCORE'
0222 00 1135 DEFB 0
0223 0000044 1136 DEFM '# OF PLAYERS'

```

```

0234 00 1137 DEFB 0
0235 00 1138 DEFM '# OF GAMES'
0236 00 1139 DEFB 0
0237 00 1140 ; NAME: CONVERT MASK TO DELTAS
0238 00 1141 ; INPUT: B = JOYSTICK MASK
0239 00 1142 ; C = FLOP STATUS (MR FLOP BIT SET IF FLOP
0240 00 1143 ; DE = X POSITIVE DELTA
0241 00 1144 ; HL = Y POSITIVE DELTA
0242 00 1145 ;
0243 00 1146 NMTD: CALL CONCPL ; HANDLE Y
0244 00 1147 EX DE,HL
0245 00 1148 BIT MRFLOP,C ; FLOP SET?
0246 00 1149 JR Z,MMTD2-$ ; YES - DO IT
0247 00 1150 LD A,B ; NO - GET MASK
0248 00 1151 AND 3
0249 00 1152 JR Z,MMTD1-$
0250 00 1153 CPL ; INVERT IF NOT ZERO
0251 00 1154 MMTD1: LD B,A
0252 00 1155 MMTD2: CALL CONCPL ; PROCESS X
0253 00 1156 EX DE,HL
0254 00 1157 JP STHLDE ; STORE HL,DE AND QUIT

1158 ; SUBROUTINE TO CONDITIONALLY COMPLEMENT OR ZERO HL
0255 00 1159 CONCPL: RRC B
0256 00 1160 JR NC,CONC1-$ ; JUMP IF NOT UP
0257 00 1161 LD A,L
0258 00 1162 CPL
0259 00 1163 LD L,A
0260 00 1164 LD A,H
0261 00 1165 CPL
0262 00 1166 LD H,A
0263 00 1167 INC HL
0264 00 1168 RRC B
0265 00 1169 RET
0266 00 1170 CONC1: RRC B ; DOWN SET?
0267 00 1171 RET C ; QUIT IF SO
0268 00 1172 JP CONC2 ; JUMP TO ZERO OUT

1173 ;
1174 ; NAME: SCROLL MEMORY BLOCK
1175 ; INPUT: B = NUMBER OF LINES TO SCROLL
1176 ; C = NUMBER OF BYTES ON LINE TO SCROLL
1177 ; DE = LINE INCREMENT
1178 ; HL = FIRST LINE TO SCROLL
1179 ;
0269 00 1180 MSCROL: XOR A
0270 00 1181 MSCRL1: PUSH BC ; SAVE COUNTERS
0271 00 1182 PUSH DE
0272 00 1183 LD B,A
0273 00 1184 EX DE,HL
0274 00 1185 ADD HL,DE ; ADD INCREMENT TO LINE
0275 00 1186 PUSH HL
0276 00 1187 LDIR ; ZZZZAP!
0277 00 1188 POP HL
0278 00 1189 POP DE
0279 00 1190 POP BC
0280 00 1191 DJNZ MSCRL1-$
0281 00 1192 RET
1193 ; NAME: MACRO INTERPRETER EXIT WITH CONTEXT REST
1194 ; PURPOSE: QUIT INTERPRETING AND GO HOME
0282 00 1195 MXINTC: POP HL ; THROW OUT DUMMY RETURN
0283 00 1196 ; NAME: RETURN FROM SYSTEM CALL
0284 00 1197 ; PURPOSE: RETURNING TO USER AND RESTORATION OF REG
0285 00 1198 RETN: POP HL ; RETURN ADDRESS TO HL
0286 00 1199 POP IY
0287 00 1200 POP IX
0288 00 1201 POP DE
0289 00 1202 POP BC
0290 00 1203 POP AF
0291 00 1204 EX (SP),HL ; STK=RETURN, HL=OLD HL
0292 00 1205 RET
1206 ;
1207 ; NAME: BCD DIVIDE
1208 ;
0293 00 1209 BCDDV: CALL GNACC ; GENERATE ACCUMULATOR
0294 00 1210 EX (SP),HL ; HL = ACC, TOP = ARG2

```

0288 C5	1212	PUSH BC	
0289 0600	1213	LD B,0	
028B 79	1214	LD A,C	
028C CB39	1215	SRL C	
028E 09	1216	ADD HL,BC	
028F 4F	1217	LD C,A	
0290 EB	1218	EX DE,HL	; HL = ARG1, DE = ACC
0291 EDB0	1219	LDIR	; HL = ARG1 FLAG+1
0293 C1	1220	POP BC	
0294 D1	1221	POP DE	
0295 2B	1222	DEC HL	; ** FIX **
0296 F3	1223	EX (SP),HL	; HL = ARG2, TOP = ARG1 FLAG
0297 C5	1224	PUSH BC	
0298 0600	1225	LD B,0	
029A 09	1226	ADD HL,BC	; HL = ACC+SIZE/2
029B C1	1227	POP BC	
029C 00	1228	DEC C	; ** FIX ** DECREMENT SIZE
029D FE	1229	EX DE,HL	; HL = ARG2, DE = ACC, TOP = AR
029E 1B	1230	DEC DE	; ** FIX **
029F 10	1231	DEC DE	
02A0 04	1232	XOR A	
02A1	1233	SYSTEM NEG	; ARG2 = -ARG2 (10S COMP)
02A3	1234	SYSTEM DADD	; SUBTRACT UNTIL BORROW
02A5 0000	1235	JR C,DIV3-\$	
02A7 00	1236	INC A	; OR UNTIL LOOP COUNT > 99
02A8 17	1237	DAA	
02A9 0000	1238	JR NZ,DIV2-\$	
02AB 10	1239	POP HL	
02AC 0001	1240	LD (HL),OFFH	
02AD 10	1241	POP BC	
02AF 0000	1242	JR MULT6-\$	
02B1	1243	DIV3: SYSTEM NEG	
02B3	1244	SYSTEM DADD	
02B5 00	1245	EX (SP),HL	; HL = ARG1
02B6 1B	1246	DEC HL	; SAVE ANSWER IN ARG1
02B7 00	1247	LD (HL),A	
02B8 10	1248	EX (SP),HL	
02B9 00	1249	DEC C	
02BA 20B3	1250	JR NZ,DIV1-\$	
02BC F1	1251	POP HL	
02BD C1	1252	POP BC	
02BF 1855	1253	JR DIV4-\$	
	1254	; SUBROUTINE TO GENERATE ACCUMULATOR ON THE STACK	
02C0 BDF1	1255	GNACC: POP IX	
02C2 AF	1256	XOR A	
02C3 4F	1257	LD C,A	
02C4	1258	SYSTEM DABS	; ARG1=ABS VALUE
02C6 EB	1259	EX DE,HL	
02C7	1260	SYSTEM DABS	; ARG2=ABS VALUE
02C9 EB	1261	EX DE,HL	; FLAG=1 IF NEG ANS, ELSE POS
02CA 47	1262	LD H,A	
02CB 4F	1263	LD L,A	
02CC 78	1264	LD A,B	
02CD FE	1265	MULT1: PUSH HL	; GENERATE ACC ON STACK
02CF 10FD	1266	DJNZ MULT1-\$	
02D0 17	1267	LD B,A	; RESTORE SIZE
02D1 39	1268	ADD HL,SP	
02D2 FE	1269	PUSH BC	; SAVE SIGN
02D3 10	1270	PUSH HL	; SAVE STACK POINTER
02D4 FE	1271	PUSH HL	; SAVE ACC POINTER
02D5 1000B	1272	LD H,(IY+CBH)	; RESTORE ARG2 POINTER
02D6 1000A	1273	LD L,(IY+CBL)	
02D8 1B	1274	LD C,B	
02D9 1000	1275	JP (IX)	
	1276	; DECIMAL MULTIPLY	
	1277	; GIVEN: DE>ARG1, HL>ARG2, B=SIZE/2	
	1278	; (SIZE/2-1 ASSUMED EVEN)	
	1279	; RETURNED: ARG1=ANSWER, C>0 ON OVERFLOW	
	1280	;	
	1281	;	
02DE 00002	1282	BOOML: CALL GNACC	; GENERATE ACCUM
02EF 0F	1283	MULT2: LD A,(HL)	; A=MULT LOOP COUNT
02F0 00	1284	INC HL	
02F2 00	1285	EX (SP),HL	; HL>DEC ACC
02E4 0F	1286	AND A	; IF A=0, SKIP MULT LOOP

02E9 0009	1287	JR	Z, MULT4-\$	
02F7 01	1288	EX	DE, HL	
02F8 00	1289	SYSTEM	DADD	; ELSE MULTIPLY
02FA 00	1290	AND	A	; CLEAR THE CARRY BIT
02FB 00	1291	DEC	A	; DECIMAL DECREMENT
02FD 00	1292	DAA		
02FE 0009	1293	JR	NZ, MULT3-\$	
02FF 01	1294	EX	DE, HL	
02F0 00	1295	MULT4:	INC HL	; INCREMENT DECIMAL ACC
02F1 00	1296	EX	(SP), HL	; HL>ARG2
02F2 00	1297	DEC	C	
02F3 0000	1298	JR	NZ, MULT2-\$	
02F5 01	1299	POP	HL	
02FA 01	1300	POP	HL	; RESTORE STACK POINTER
02F7 01	1301	POP	BC	; RESTORE SIGN
02F8 00	1302	PUSH	DE	
02F9 00	1303	PUSH	BC	
02FA 01	1304	LD	C, B	
02FB 0000	1305	LD	B, 0	
02FC 0000	1306	SRL	C	
02FD 00	1307	ADD	HL, BC	
0300 0011	1308	SLA	C	
0301 0000	1309	LDIR		
0303 01	1310	POP	BC	
0304 00	1311	PUSH	BC	; CHECK FOR OVERFLOW
0305 0000	1312	SRL	B	
0306 00	1313	XOR	A	
0307 00	1314	MULT5:	OR (HL)	
0308 00	1315	INC	HL	
0309 0000	1316	DJNZ	MULT5-\$	
030A 00	1317	AND	A	; SET FLAGS
030B 0000	1318	JR	Z, MULT7-\$	
030C 0000	1319	LD	A, 0FFH	
030D 00	1320	LD	(DE), A	
030E 00	1321	MULT7:	POP BC	; CHECK SIGN AND
030F 00	1322	POP	HL	
0310 0000	1323	DIV4:	BIT 0, C	; NEGATE ARG1 IF NECESSARY
0311 00	1324	JR	Z, MULT6-\$	
0312 00	1325	SYSTEM	BCDCHS	
0313 00	1326	MULT6:	POP HL	; RESTORE ORIGINAL STACK POINTER
0314 0000	1327	DJNZ	MULT6-\$	
0315	1328	RET		
	1329		; BCD SUBTRACT & ADD	
	1330			
	1331		; GIVEN: DE>ARG1, HL>ARG2	
	1332		; B=SIZE/2+1	
	1333		; RETURNED: ARG1=ANSWER	
0316	1334	BCDSB:	SYSTEM BCDCHS	
0317	1335	BCDAD:	SYSTEM BCDNEG	
0318 00	1336	EX	DE, HL	
0319 00	1337	SYSTEM	BCDNEG	
031A 00	1338	EX	DE, HL	
031B	1339	SYSTEM	DADD	
	1340		; AND FALL INTO	
	1341			
	1342			
	1343		; DECIMAL SIGNED MAGNITUDE	
	1344			
	1345		; GIVEN: DE>ARG (10'S COMPLEMENT)	
	1346		; B=SIZE/2+1	
	1347		; RETURNED: ARG (SIGNED MAGNITUDE)	
	1348			
031C	1349	SDSMG:	LD L, B	; HL>ARG+B-1 (SIGN BYTE)
031D 00	1350	DEC	L	
031E 0000	1351	LD	H, 0	
031F 00	1352	ADD	HL, DE	
0320 00	1353	LD	A, (HL)	; IF POS (SIGN NIBBLE<5)
0321 0000	1354	CP	50H	
0322 00	1355	RET	C	; EXIT
0323 00	1356	EX	DE, HL	
0324 0000	1357	SDSMG1:	LD A, 0	; ELSE 10'S COMPLEMENT
0325 00	1358	SBC	A, (HL)	
0326 00	1359	DAA		

0327 17	1360	LD	(HL),A	
0328 17	1361	INC	HL	
0329 0410	1362	DJNZ	SDSMG1-\$	
0330 10	1363	DEC	HL	; AND SET SIGN BIT
0330 7F	1364	LD	A,(HL)	
0330 F680	1365	OR	80H	
033F 77	1366	LD	(HL),A	
0340 09	1367	RET		
	1368			
	1369			
	1370			; BCD NEGATE
	1371			
	1372			; GIVEN: DE>ARG (SIGNED MAGNITUDE)
	1373			B=SIZE/2+1
	1374			; RETURNED: ARG (10'S COMPLEMENT)
	1375			
0341 60	1376	BCDNG:	LD L,B	; HL>ARG+B-1 (SIGN BYTE)
0342 00	1377	DEC	L	
0343 1000	1378	LD	H,0	
0345 1	1379	ADD	HL,DE	
0346 011	1380	BIT	7,(HL)	; EXIT IF POS
0348 0	1381	RET	Z	
0349 1000	1382	LD	(HL),0	; CLEAR SIGN BYTE
034B FF	1383	EX	DE,HL	
034D 7F	1384	SNEG:	XOR A	; CLEAR CARRY
034D 8F00	1385	BCDNG1:	LD A,0	; ELSE 10'S COMPLEMENT
034F 01	1386	SBC	A,(HL)	
0350 07	1387	DAA		
0351 77	1388	LD	(HL),A	
0352 07	1389	INC	HL	
0353 1000	1390	DJNZ	BCDNG1-\$	
0355 09	1391	RET		
	1392			
	1393			
	1394			; DECIMAL ABSOLUTE
	1395			
	1396			; GIVEN: DE>ARG (SIGNED MAGNITUDE)
	1397			B=SIZE/2+1
	1398			; RETURNED: C=C+1 IF SIGN BIT CLEARED
	1399			
035A 60	1400	SDABS:	LD L,B	
0357 0000	1401	LD	H,0	
0359 00	1402	DEC	L	
035A 10	1403	ADD	HL,DE	
035B 00FF	1404	BIT	7,(HL)	
035D 00	1405	RET	Z	
035F 0000	1406	LD	(HL),0	
0360 F0106	1407	INC	(IY+CBC)	
0363 0	1408	RET		
	1409			
	1410			
	1411			; BCD CHANGE SIGN
	1412			
	1413			; GIVEN: HL>ARG B=SIZE/2+1
	1414			(SIGNED MAGNITUDE)
	1415			; RETURNED: ARG SIGN BIT COMPLEMENTED
	1416			
0364 40	1417	BUDCS:	LD C,B	
0367 0000	1418	LD	B,0	
0367 00	1419	DEC	C	
0368 00	1420	ADD	HL,BC	
0369 7E	1421	LD	A,(HL)	
036A E080	1422	XOR	80H	
	1423			; NAME: SET BYTE
036C 77	1424	MSETB:	LD (HL),A	
036D 09	1425	RET		
	1426			
	1427			
	1428			; DECIMAL ADD
	1429			
	1430			; GIVEN: DE>ARG1 HL>ARG2 (10'S COMPLEMENT)
	1431			B=SIZE/2+1
	1432			; RETURNED: ARG1=ANSWER (10'S COMPLIMENT)
	1433			
036F 6F	1434	SDADD:	XOR A	

```

036F 10 1435 SDADD1: LD A, (DE)
0370 0F 1436 ADC A, (HL)
0371 77 1437 DAA
0372 12 1438 LD (DE), A
0373 1A 1439 INC DE
0374 13 1440 INC HL
0375 14B8 1441 DJNZ SDADD1-$
0376 FF89 1442 CP 99H ; ** FIX **
0377 17 1443 RLA ; ** FIX **
0378 1F 1444 CPL ; ** FIX **
0379 1D7708 1445 LD (IY+CBFLAG), A ; SEND BACK STATUS FROM DADD
037F 00 1446 RET

```

```

1448 ; NAME: RANGED RANDOM NUMBER
1449 ; INPUT: A = RANGE
1450 ; OUTPUT: A = RANDOM NUMBER (0 TO RANGE-1)
037F 15 1451 MRANGE: PUSH AF
0380 10F4F 1452 LD HL, (RANSHT)
0381 0DAD03 1453 CALL SHIFTR
0382 011700 1454 LD BC, 23
0383 00 1455 ADD HL, BC
0384 00 1456 ADC A, D
0385 10F4F 1457 LD (RANSHT), HL
0386 20F14F 1458 LD HL, (RANSHT+2)
0387 5F 1459 LD E, A
0388 0DAD03 1460 CALL SHIFTR
0389 10 1461 ADD HL, DE
0390 20F14F 1462 LD (RANSHT+2), HL
0391 10 1463 LD E, D
0392 10 1464 EX DE, HL
0393 01 1465 POP AF
0394 07 1466 AND A
0395 10 1467 LD C, A
0396 70 1468 LD A, D
0397 0000 1469 JR Z, R3-$
03A0 00 1470 XOR A
03A1 12 1471 R1: ADD HL, DE
03A2 0001 1472 JR NC, R2-$
03A3 00 1473 INC A
03A4 00 1474 R2: DEC C
03A5 20F9 1475 JR NZ, R1-$
03A6 03D10A 1476 R3: JP QFROG
03A7 44 1477 SHIFTR: LD B, H
03A8 40 1478 LD C, L
03A9 AF 1479 XOR A
03AA 1007 1480 LD D, 7
03AB 29 1481 SH1: ADD HL, HL
03AC 17 1482 RLA
03AD 15 1483 DEC D
03AE 20FB 1484 JR NZ, SH1-$
03AF 09 1485 ADD HL, BC
03B0 8A 1486 ADC A, D
03B1 09 1487 RET

```

```

1489 ; NAME: SAVE AREA
1490 ; INPUT: HL = SCREEN ADDRESS
1491 ; DE = SAVE AREA ADDRESS
1492 ; BC = Y, X SIZE OF AREA TO SAVE
1493 ; NOTES: THE SIZES OF THE OBJECT ARE SAVED IN THE
1494 ; THE FIRST TWO BYTES OF THE SAVE AREA.
03B2 01 1495 MSAVE: EX DE, HL
03B3 71 1496 LD (HL), C ; SET X SIZE
03B4 03 1497 INC HL
03B5 70 1498 LD (HL), B ; SET Y SIZE
03B6 03 1499 INC HL
03B7 00 1500 XOR A
03B8 00F4 1501 EX DE, HL
03B9 00 1502 SET 6, H ; SET NONMAGIC ADDRESS
03BA 00 1503 MSAVE1: PUSH BC
03BB 00 1504 PUSH HL
03BC 17 1505 LD B, A
03BD 00F0 1506 LDIR
03BE 01 1507 POP HL

```

```

0308 0E28 1508 LD C,BYTEPL
030A 0E 1509 ADD HL,BC
030B 0E 1510 POP BC
030C 1444 1511 DJNZ MSAVE1-$
030E 0E 1512 RET

1514 ; NAME: PREGAME OUTPUT PORT SETUP
1515 ; PURPOSE: TO SET CONCOM, VERBL ETC
1516 ; INPUTS: B=HORCB, D=VERBL, A=INMOD
1517 NSETUP: LD C,HORCB ; GET BASE PORT NUMBER
1518 OUT (C),B ; HORCB
1519 INC C ;
1520 OUT (C),D ; VERBL
1521 OUT (INMOD),A
1522 RET
1523 ; NAME: TEST FOR TRANSITIONS
1524 ; FUNCTION: TO LOOK FOR CHANGES IN THE PORTS &TC.
1525 ; RETURNS: A=0 NO CHANGE
1526 ; 1-9 COUNTER TIMER#N HIT 0
1527 ; 9-C = POTO-3 CHANGED
1528 ; D = A SECONDS UP
1529 ; E = KEYBOARD CHANGED (B=0-24)
1530 ; F-16 : TRIGGJOYO - T3!J3
1531 ; RETURNS NEW VALUE IN B
1532
1533 CCTL: LD E,(HL)
1534 LD BC,801H
1535 CCTL: LD A,C ; GET MASK
1536 RRCA
1537 LD C,A
1538 AND E ; CHECK IF CT BIT =1
1539 JR NZ,CCT1-$
1540 DJNZ CCTL-$
1541 RET
1542 CCT1: XOR E ; MASK OUT BIT IN QUESTION
1543 LD (HL),A ; PUT BACK THE CTFLAGS OR SEMI4
1544 LD A,B
1545 ADD A,D
1546 POP HL ; OLD RET ADDR
1547 RET
1548 TRCHIL: JR Z,TSEX-$ ; SKIP COUNTER-TIMERS AND POTS?
1549 LD HL,CUNT ; GET COUNTER TIMERS STATUS
1550 LD D,0
1551 CALL CCTL ; COUNTER TIMERS
1552 LD D,B
1553 INC HL
1554 CALL CCTL ; SEMI4S
1555 LD BC,400H+POTO
1556 TFLOP: INC HL ; -> MPOTO
1557 IN A,(C)
1558 LD E,(HL) ; GET OPOT
1559 SUB E
1560 JR C,PHOT-$ ; NEW ONE LESS THAN OLD
1561 SUB PFUG ; FUDGE BOUNCE FACTOR
1562 JR C,EPL0P-$ ; NEW MORE THAN OLD+4
1563 INC A
1564 PHOT: ADD A,E
1565 LD (HL),A
1566 LD B,A
1567 LD A,C
1568 RET
1569 EPL0P: INC C
1570 DJNZ TFLOP-$
1571 ; NOW TEST SECONDS
1572 TSEX: LD HL,KEYSEX ; HL = KEYSEX
1573 LD A,(HL)
1574 BIT 7,A
1575 JR Z,TKEYS-$
1576 RES 7,A
1577 LD (HL),A
1578 LD A,SSEC ; SECS
1579 RET
1580 ; NOW TEST FLYBOARD
1581 FLYS: PUSH HL
1582 CALL DEL0AD

```

```

0425 ER 1583 EX DE, HL
0426 011704 1584 LD BC, 400H+KEY3
0427 1100FF 1585 LD DE, 0FF00H ; SET BIT COUNTER+COLUMN
0428 ED78 1586 MSK1: IN A, (C)
0429 66 1587 AND (HL) ; CHECK AGAINST MASK
0430 260A 1588 JR NZ, MSENK2-$
0431 00 1589 DEC C ; NEXT PORT
0432 10 1590 INC E ; AND COLUMN
0433 23 1591 INC HL ; AND MASK
0434 10F6 1592 DJNZ MSK1-$
0435 78 1593 LD A, B ; NOTHING DOWN
0436 1012 1594 LD E, SKYU
0437 100B 1595 JR MSENKE-$
0438 11 1596 NSENK2: INC D ; BIT COUNTER
0439 06 1597 RRCA
0440 0400 1598 JR NC, MSENK2-$
0441 06 1599 LD A, D
0442 06 1600 RLCA ; KEY=BIT*4
0443 06 1601 RLCA
0444 06 1602 ADD A, E ; + COLUMN
0445 06 1603 INC A ; PLUS 1
0446 06 1604 LD E, SKYD
0447 06 1605 MSENKE: POP HL
0448 06 1606 XOR (HL) ; KEY=OKEY?
0449 06 1607 AND 7FH
0450 06 1608 JR Z, HANDLE-$
0451 06 1609 XOR (HL)
0452 06 1610 LD (HL), A
0453 06 1611 AND 07FH
0454 06 1612 LD B, A
0455 06 1613 LD A, E ; KEYBOARD RETURN CODE
0456 06 1614 RET
0457 06 1615 ; NOW TEST HANDLES
0458 06 1616 HANDLE: LD BC, 400H+SWO
0459 06 1617 SWLOP: INC HL ; -> OSWO
0460 06 1618 IN A, (C)
0461 06 1619 XOR (HL) ; COMPARE THE 2
0462 06 1620 JR NZ, SWHIT-$
0463 06 1621 INC C
0464 06 1622 DJNZ SWLOP-$ ; NO CHANGE
0465 06 1623 LD A, B ; RETURN 0
0466 06 1624 RET
0467 06 1625 SWHIT: BIT 4, A ; TEST TRIGGER
0468 06 1626 JR Z, JOYS-$ ; NO TRIG MUST BE JOYSTICK
0469 06 1627 AND 10H ; FILTER OUT TRIGGER
0470 06 1628 XOR (HL) ; UPDATE VALUE
0471 06 1629 LD (HL), A
0472 06 1630 AND 10H
0473 06 1631 LD B, A
0474 06 1632 LD A, C ; GET PORT NUMBER
0475 06 1633 RLCA ; *2
0476 06 1634 SUB 0CH
0477 06 1635 RET
0478 06 1636 JOYS: XOR (HL)
0479 06 1637 LD (HL), A ; NO CHANGE IN TRIG SO STORE ST
0480 06 1638 AND 0FH ; TAKE OFF TRIGGER
0481 06 1639 LD B, A
0482 06 1640 LD A, C
0483 06 1641 RLCA ; *2
0484 06 1642 SUB 0BH
0485 06 1643 RET

1645 ; TIMEX
1646 ; INPUTS HL-> TIME BASE IN RAM
1647 ; B=TIME BASE MODULUS
1648 ; C=MASK AS IN DECCTS
1649 ; PURPOSE: TO DECR TIMEBASE AND IF 0 RESET IF AND DECR
1650 ; COUNTER TIMERS
1651 TIMEX: DEC (HL) ; DEC TIMEBASE
1652 RET NZ
1653 LD (HL), B ; RESET TIMEBASE

```

```

1656 , INPUTS: C=MASK
1657 , USED BY ACTINT AND DECCTS TO DECREMENTS CTS UNDER MASK
1658 , MASK= *76543210*, IF BIT=1 THEN DEC CORESPONDING
1659 , CT#, IF BIT=0 LEAVE CT# ALONE
1660 , NOTE: ALL COUNTERS ARE RUN IN BCD FOR EASY DISPLAY
1661 TIMEY: LD B,8 ; NO OF BITS
1662 LD HL,CTO ; -> TO COUNTER TIMERS
1663 LD D,0 ; RESULTS
1664 TIMLP: SRL C ; CHANGE THIS TIMER?
1665 JR NC,ETLP-$
1666 LD A,(HL) ; GET THE TIMER
1667 OR A ; IS IT ZERO ALREADY
1668 JR Z,ETLP-$
1669 DEC A
1670 DAA
1671 JR NZ,+3
1672 SCF
1673 LD (HL),A ; STORE NEW VALUE
1674 TIMLP: INC HL
1675 RR D ; ROTATES IN CARRY FLAG
1676 DJNZ TIMLP-$
1677 LD A,(COUNT) ; COUNTER UPDATES&NUMBER TRACKER
1678 OR D
1679 LD (COUNT),A
1680 RET

1682 , NAME: TIMER ROUTINE
1683 , PURPOSE: TO UPDATE GAME TIME, TIMEOUT AND MUSIC
1684 , INPUTS OUTPUTS: NONE
1685 , NOTE: PUSH YOUR REGISTERS (AF,BC,DE,HL)
1686 , ASSUMES YOU PUSH DA REGS
1687 TIP: LD HL,PRIOR ; PRIORITY=TICKS
1688 BIT 1,(HL) ; CHECK IF TICKS OVERRUN
1689 RET NZ ; RETURN
1690 SET 1,(HL)
1691 EX DE,HL
1692 , *SIXTYITH OF A SECOND INTERRUPT*
1693 LD HL,DURAT ; NOTE TIMER
1694 LD A,(HL) ; =0 SKIP
1695 OR A
1696 JR Z,SIXY-$
1697 DEC (HL)
1698 JR NZ,STAKO-$
1699 PUSH HL
1700 PUSH IX
1701 CALL MUZCPU ; =0 DO NEXT NOTE
1702 POP IX
1703 POP HL
1704 JR SIXY-$
1705 EX DE,HL
1706 BIT 7,(HL)
1707 EX DE,HL
1708 JR NZ,SIXY-$
1709 DEC A
1710 DEC A ; =1 QUIET NOTE
1711 JR NZ,SIXY-$
1712 , A=0
1713 OUT (VOLAB),A
1714 OUT (VOLC),A
1715 SIXY: INC HL
1716 DEC (HL) ; IF(--TMR60<0)
1717 JP P,GOUT ; ELZ ONWARD
1718 LD (HL),59 ; THEN TMR60=59
1719 INC HL ; -> TIMEOUT
1720 EX DE,HL
1721 LD HL,KEYSEX ; SET SECONDS UP
1722 SET 7,(HL)
1723 EX DE,HL
1724 LD A,(HL) ; CHECK IF ZERO
1725 OR A
1726 JR Z,GTIMER-$
1727 DEC (HL) ; DEC TIMEOUT
1728 , *GAME TIMER ONCE A SECOND ROUTINE*
1729 , IF (SEC != 0 & MIN !=0)

```

```

1730      IF (SEC == 0)
1731          SEC=59; --MIN
1732      ELSE --SEC
1733          ELSE GAMETIMEUP=1
1734      GTIMER: INC HL          ;->GTSECS
1735          LD A, (HL)          ; IF (SEC!=0)
1736          INC HL              ;->GTMINS
1737          OR (HL)             ; & MIN!=0)
1738          JR Z,GT02-$
1739          DEC HL              ;->GTSECS AGAIN
1740          LD A, (HL)          ; IF (SEC ==0)
1741          OR A
1742          JR NZ,GT01-$
1743          LD (HL),59H         ; THEN SEC=59BCD
1744          INC HL              ;->GTMINS AGAIN
1745          LD A, (HL)          ; --MIN
1746          DEC A
1747          DAA
1748          LD (HL),A
1749          JR GOUT-$
1750      GT01: DEC A             ; ELSE --SEC
1751          DAA
1752          LD (HL),A
1753          JR GOUT-$
1754      GT02: LD HL,GAMSTB     ; ELSE GAMETIMEUP=1
1755          BIT GSBTIM, (HL)
1756          JR Z,GOUT-$
1757          SET GSBEND, (HL)
1758      GOUT  LD HL,PRIOR
1759          RES 1, (HL)
1760          RET                ; RETURN TO BACKGND OR LO LEVEL
1761      NAME: START MUZCPU
1762      PURPOSE: TO START MUSIC PLAYING (ALSO NOISES)
1763      INPUTS: HL -> SCORE
1764      A=VOICES
1765      NOTE: YOU SHOULD LOAD MUZSP IF YOU DO CALLS
1766      MUZSET LD (VOICES),A
1767          LD (MUZSP),IX
1768          CALL MUZSTP
1769          JR MUZCP1-$
1770      NAME: MUZCPU
1771      PURPOSE: PLAYING MUSIC AND NOISES
1772      NOTE: DURAT=0 WHEN CALLED
1773      OUTPUT: NONE
1774      *MUSIC PROCESSOR*
1775      FETCH OPCODE
1776      IF (OPCODE < 80H)
1777          SET NOTE DURATION ETC
1778      ELSE
1779          SWITCH (OPCODE & 0F0H)
1780      CASE 80H:
1781          IF (MASK=8) STUFF SNDBX; PC=PC+9
1782          ELSE OUTPUT(MASK)=DATA
1783      CASE 90H:
1784          VOICES=DATA
1785      CASE A0H:
1786          (--SP)=DATA IN NIBBLE OF OP +1
1787      CASE B0H:
1788          SET VOLUMES = DATA, DATA
1789      CASE C0H:
1790          SWITCH (MASK)
1791          CASE 9: MPCL=(MSP++); MPCH=(MSP++); BREAK
1792          CASE D: (--MSP)=MPCH; (--MSP)=MPCL
1793          CASE 0: IF --(SP)==0 THEN SP++
1794          CASE 3: MPC=DATA16
1795          CASE D0H: CALL RELATIVE
1796          CASE E0: DURAT=DATA
1797          CASE F0: VOICES=0, PORTS=0
1798      MUZCPU LD HL, (MUZPC) ; LOOK LIKE NORMAL LOOP RETURN
1799      MUZCP1 LD IX, (MUZSP) ; FETCH STACK POINTER
1800      OPLOOP LD A, (HL)     ; OPCODE FETCH
1801          INC HL            ;->OPERAND, DATA
1802          OR A              ; TEST FOR 80H OR MORE
1803          JP M,M00
1804      M00
1805      ; NORMAL NOTE OPERATOR

```

0521 0004F	1806	LD	(DURAT), A	
0524 00044F	1807	LD	A, (VOICES)	
0527 011008	1808	LD	BC, 800H+SNDBX	
052A 003F	1809	SRL	A	; SET NOISE
052C 0002	1810	JR	NC, +4	
052E 00A3	1811	OUTI		
0530 0405	1812	LD	B, 5	; -> VIBRATO
0532 0B9F	1813	SRL	A	
0534 0002	1814	JR	NC, +4	
0536 00A3	1815	OUTI		; SET VIBRATO
0538 0404	1816	LD	B, 4	; -> NOTEC
053A 003F	1817	SRL	A	; CHECK C, B, A
053C 0002	1818	JR	NC, M82-\$	
053E 00A3	1819	OUTI		
0540 0114	1820	SRL	A	; CHECK IF INC PC WAS ON
0542 0002	1821	JR	C, M83-\$	
0544 00	1822	DEC	HL	; RESTORE PC
0546 00	1823	JR	M83-\$	
0548 1804	1824	DEC	B	
054A 00	1825	INC	HL	
054C 0005	1826	JR	M815-\$	
054E 00	1827	OR	A	
0550 200C	1828	JR	NZ, M81-\$	
	1829		; PLAY NOTE	
0552 00024F	1830	LD	A, (PVOLAB)	
0554 0016	1831	OUT	(VOLAB), A	
0556 00034F	1832	LD	A, (PVOLMC)	
0558 0015	1833	OUT	(VOLC), A	
055A 000005	1834	JP	MUZ999	
055C 0000	1835	CP	90H	
055E 0000	1836	JR	NC, M01-\$	
	1837		; STUFF PORT OR SOUND BLOCK	
0560 0004	1838	BIT	3, A	; IF (STUFF SNDBLK)
0562 0004	1839	JR	Z, M001-\$	
0564 00	1840	LD	A, B	; SAVE B (VSN)
0566 000008	1841	LD	BC, 8*256+SNDBX	; B=8, C=SNDBX
0568 0000	1842	OTIR		; HL->NEXT OPCODE WHEN DONE
056A 0000	1843	JR	OPL00P-\$	
056C 0000	1844	AND	7	; ISOLATE PORT NUMBER
056E 0000	1845	OR	10H	; PORTS 10H-17H
0570 00	1846	LD	C, A	; SET PORT REGISTER
0572 0000	1847	OUTI		
0574 0000	1848	JR	OPL00P-\$	
0576 0000	1849	JR	NZ, M02-\$	
0578 00	1850	LD	A, (HL)	; GET NEW VOICES
057A 00	1851	INC	HL	
057C 00044F	1852	LD	(VOICES), A	
057E 0000	1853	JR	OPL00P-\$	
0580 0000	1854	CP	OBOH	
0582 0000	1855	JR	NC, M03-\$	
0584 0000	1856	AND	0FH	
0586 00	1857	LD	E, A	
0588 00	1858	INC	E	
058A 0000	1859	JR	M045-\$	
058C 0000	1860	CP	0C0H	; SET VOL ETC
058E 0000	1861	JR	NC, M04-\$	
	1862		; LOAD PVOLS	
0590 00004F	1863	LD	DE, PVOLAB	
0592 0000	1864	LDI		; DONT CARE ABOUT BC
0594 0000	1865	LDI		
0596 0000	1866	JR	OPL00P-\$	
0598 0000	1867	JR	NZ, M040-\$	
059A 000000	1868	DEC	(IX+0)	; DEC STACK TOP
059C 0000	1869	JR	NZ, M041-\$	
059E 0000	1870	INC	IX	
05A0 0000	1871	INC	HL	
05A2 0000	1872	INC	HL	
05A4 0001	1873	JR	OPLP2-\$	
05A6 0000	1874	CP	0D0H	; PC SP STUFF
05A8 0000	1875	JR	NC, M05-\$	
05AA 0000	1876	AND	0FH	; ISOLATE MASK
05AC 0000	1877	CP	9	; RETURN
05AE 0000	1878	JR	NZ, M043-\$	
05B0 000000	1879	LD	L, (IX+0)	
05B2 0023	1880	INC	IX	


```

0580 007A00 1881 * LD H, (IX+0)
0583 00723 1882 INC IX
0585 1883 JR OPLP2-$
0587 5F 1884 M043: LD E, (HL) ; PCL=
0588 23 1885 INC HL
0589 56 1886 LD D, (HL) ; PCH=
058A 23 1887 INC HL
058B FB 1888 EX DE, HL ; SET THE PC
058C FF04 1889 CP 4 ; IS IT A JMP?
058E 3002 1890 JR C, OPLP2-$ ; IT IS
0590 0072B 1891 M044: DEC IX ; ITS A CALL
0592 FF 1892 LD (IX+0), D ; (--SP)=PCH
0593 0072B 1893 M045: DEC IX
0594 0072B 1894 LD (IX+0), E ; (--SP)=PCL
0596 1895 JR OPLP2-$
0597 1896 M05: CP 0E0H
0598 1897 JR NC, M06-$
0599 1898 AND 0FH
059A 1899 LD B, 0
059B 1900 LD C, A
059C 1901 LD D, H
059D 1902 LD E, L
059E 1903 ADD HL, BC
059F 1904 JR M044-$ ; CALL
05A0 1905 M06: JR NZ, M061-$
05A1 1906 LD A, (PRIOR) ; LEGSTA
05A2 1907 XOR 80H
05A3 1908 LD (PRIOR), A
05A4 1909 JR OPLP2-$
05A5 1910 M061: CP 0F0H ; REST VOICE (OR SUSTAIN)
05A6 1911 JR Z, MUZSTP-$
05A7 1912 LD A, (HL)
05A8 1913 LD (DURAT), A ; SET DURATION OF QUIET
05A9 1914 INC HL
05AA 1915 XOR A
05AB 1916 OUT (VOLAB), A
05AC 1917 OUT (VOLC), A
05AD 1918 ; END OF MUZIC PROCESSOR
05AE 1919 MUZ999: LD (MUZPC), HL ; SAVE THE PC
05AF 1920 LD (MUZSP), IX ; SAVE THE STACK POINTER
05B0 1921 RET
05B1 1922 ; NAME MUZSTP
05B2 1923 ; PURPOSE: STOR MUZCPU, SET PORTS TO 0
05B3 1924 MUZSTP: XOR A
05B4 1925 LD (DURAT), A
05B5 1926 LD (PRIOR), A
05B6 1927 LD BC, 800H+SNDBX
05B7 1928 OUT (C), A
05B8 1929 DJNZ -2
05B9 1930 RET
05BA 1931 ; NAME: DO IT
05BB 1932 ; PURPOSE: TRANSFER CONTROL TO USER STATE TRANSITION
05BC 1933 ; INPUT: A = RETURN CODE FROM SENTRY ROUTINE
05BD 1934 ; HL = DO IT TABLE ADDRESS
05BE 1935 ; OUTPUT:
05BF 1936 ; DESCRIPTION: THIS ROUTINE IS USED WITH THE SENTRY ROUT
05C0 1937 ; IT IS USED FOR DISPATCHING TO A STATE TRANSITION
05C1 1938 ; ROUTINE. THE RETURN CODE FROM SENTRY IS USED TO
05C2 1939 ; SEARCH THE DOIT TABLE. IF A MATCH IS FOUND, CONT
05C3 1940 ; TRANSFERED. IF NO MATCH IS FOUND, THE ROUTINE RE
05C4 1941 ; THE DOIT TABLE IS MADE UP OF THREE BYTE ENTRIES:
05C5 1942 ; BYTE 0 BIT 7: IF SET - DO A MCALL TO THIS HANDLER
05C6 1943 ; BYTE 0 BIT 6: IF SET - DO A RCALL TO THIS HANDLER
05C7 1944 ; BYTE 0 BITS 5-0: RETURN CODE THIS ROUTINE IS TO PR
05C8 1945 ; BYTE 1 AND 2: THE ADDRESS TO TRANSFER TO.
05C9 1946 ; THE LIST IS TERMINATED BY A BYTE WHICH IS .GE. 0C
05CA 1947 ;
05CB 1948 MDOITB: LD A, B
05CC 1949 MDOIT: PUSH DE
05CD 1950 LD D, A
05CE 1951 MDOITO: LD A, (HL) ; GET RETURN CODE FOR THIS ENTR
05CF 1952 LD C, A ; C = CURRENT ENTRY
05D0 1953 CP 0C0H ; LIST TERMINATOR?
05D1 1954 JR C, MDOIT1-$ ; NO - JUMP
05D2 1955 POP DE ; YES - RETURN
05D3 1956 RET

```

```

0610 00 1957 MDOIT1: INC HL
0611 01 1958 AND 3FH
0612 02 1959 CP D ; NORMAL MATCH?
0613 03 1960 JR Z,MDOIT2-$ ; JUMP IF SO
0614 04 1961 MDO1A: INC HL ; NO MATCH - SKIP OVER
0615 05 1962 INC HL ; GO TO ADDRESS
0616 06 1963 JR MDOITO-$
0617 07 1964 MDOIT2: POP DE
0618 08 1965 MDOIT3: LD E,(HL) ; DE = GOTO ADDR
0619 09 1966 INC HL
0620 10 1967 LD D,(HL)
0621 11 1968 EX DE,HL
0622 12 1969 BIT 7,C ; MCALL?
0623 13 1970 JP NZ,MMCALL ; JUMP IF SO
0624 14 1971 BIT 6,C ; RCALL?
0625 15 1972 JR NZ,MRCALL-$
0626 16 1973 POP DE ; MUST BE JUMP
0627 17 1974 POP AF
0628 18 1975 PUSH HL
0629 19 1976 EX DE,HL
0630 20 1977 ; RCALL ROUTINE
0631 21 1978 MRCALL: JP (HL)
0632 22 1979 ; *****
0633 23 1980 ; * VECTORING ROUTINES *
0634 24 1981 ; *****
0635 25 1982 ; NAME: VECTOR X AND Y COORDINATES
0636 26 1983 ; PURPOSE: UPDATE X,Y COORDINATES AND LIMIT CHECK
0637 27 1984 ; INPUT: IX = VECTOR PACKET
0638 28 1985 HL = LIMITS TABLE
0639 29 1986 ; OUTPUT: C = TIME BASE USED
0640 30 1987 NONZERO STATUS SET IF OBJECT MOVED
0641 31 1988 ; NOTES:
0642 32 1989 THIS ROUTINE WORKS WITH A 'VECTOR PACKET', WHICH LOOKS
0643 33 1990 ; *****
0644 34 1991 ; *BYTE* CONTENTS * NAME *
0645 35 1992 ; *****
0646 36 1993 ; * 00 * MAGIC REGISTER * VBMR *
0647 37 1994 ; *****
0648 38 1995 ; * 01 * VECTOR STATUS * VBSTAT *
0649 39 1996 ; *****
0650 40 1997 ; * 02 * TIME BASE * VBTIMB *
0651 41 1998 ; *****
0652 42 1999 ; * 03 * DELTA X * VBDXL *
0653 43 2000 ; * 04 * * VBDXH *
0654 44 2001 ; *****
0655 45 2002 ; * 05 * X COORDINATE * VBXL *
0656 46 2003 ; * 06 * * VBXH *
0657 47 2004 ; *****
0658 48 2005 ; * 07 * X CHECKS MASK * VBXCHK *
0659 49 2006 ; *****
0660 50 2007 ; * 08 * DELTA Y * VBDYL *
0661 51 2008 ; * 09 * * VBDYH *
0662 52 2009 ; *****
0663 53 2010 ; * 0A * Y COORDINATE * VBYL *
0664 54 2011 ; * 0B * * VBYH *
0665 55 2012 ; *****
0666 56 2013 ; * 0C * Y CHECKS MASK * VBYCHK *
0667 57 2014 ; *****
0668 58 2015 ;
0669 59 2016 ; OPTIONS BYTE:
0670 60 2017 ; BIT MEANING
0671 61 2018 ; ---
0672 62 2019 ; 7 VECTOR IS ACTIVE
0673 63 2020 ;
0674 64 2021 ; CHECKS BYTE:
0675 65 2022 ; BIT MEANING
0676 66 2023 ; ---
0677 67 2024 ; 0 DO LIMIT CHECKS
0678 68 2025 ; 1 REVERSE COORDINATES ON LIMIT ATTAINMENT
0679 69 2026 ; 3 TARGET ATTAINED (OUTPUT)
0680 70 2027 ; IF THE VECTOR IS ACTIVE, AND THE TIME BASE IS NONZER
0681 71 2028 ; THEN THE UPDATE COORDINATE ROUTINE IS CALLED FOR THE X
0682 72 2029 ; AND Y PORTIONS OF THE PACKET.
0683 73 2030 MVECT: SET PSWZRO,(IY+CBFLAG) ; SET ZERO FLAG
0684 74 2031 ; BIT VBSACT,(IX+VBSTAT) ; IS VECTOR ACTIVE?

```

```

0631 111002 2032 LD C,(IX+VBTIMB) ; TIME BASE TO C
0632 111003 2033 LD (IX+VBTIMB),0 ; ZERO TIME BASE
0633 111004 2034 LD (IX+CBC),C ; PASS BACK TIME BASE
0634 111005 2035 RET Z
0635 111006 2036 LD A,C
0636 111007 2037 AND A ; IS TIME BASE ZERO?
0637 111008 2038 RET Z ; QUIT IF SO
0638 111009 2039 LD DE,VBDXL ; ADVANCE TO FIRST
0639 111010 2040 ADD IX,DE
0640 111011 2041 CALL MVECTC ; UPDATE FIRST COORDINATE
0641 111012 2042 LD DE,VBDYL-VBDXL ; TO Y
0642 111013 2043 ADD IX,DE
0643 111014 2044 ; AND FALL INTO
0644 111015 2045 ; NAME: VECTOR COORDINATE
0645 111016 2046 ; PURPOSE: UPDATE OF SINGLE COORDINATE
0646 111017 2047 ; INPUT: IX = POINTER TO L.O. DELTA BYTE OF VECTOR
0647 111018 2048 ; C = TIME BASE
0648 111019 2049 ; HL = LIMITS PACKET (IF USED)
0649 111020 2050 ; OUTPUT: NONZERO STATUS SET IF MOTION OCCURED
0650 111021 2051 ; (SHOULD BE SET ON CALL, SINCE IT IS NOT S
0651 111022 2052 ; NOTES:
0652 111023 2053 ; THIS ROUTINE OPERATES ON A SUBSET OF THE VECTOR PACK
0653 111024 2054 ; (BETWEEN L.O. DELTA BYTE AND CHECKS BYTE).
0654 111025 2055 ; THE DELTA IS ADDED TO THE COORDINATE TIME-BASE TIMES
0655 111026 2056 ; IF OPTIONED, LIMIT CHECKING IS DONE. IF THE CHECK FAI
0656 111027 2057 ; THE COORDINATE IS SET TO THE LIMIT.
0657 111028 2058 ; WHEN THIS HAPPENS, THE LIMIT ATTAINED BIT IS SET
0658 111029 2059 MVECTC: PUSH HL
0659 111030 2060 LD D,(IX+VBDCH) ; LOAD DELTA
0660 111031 2061 LD E,(IX+VBDCL)
0661 111032 2062 LD H,(IX+VBCH) ; LOAD COORDINATE
0662 111033 2063 LD L,(IX+VBCL)
0663 111034 2064 LD A,H ; SAVE OLD COORDINATE FOR MOTIO
0664 111035 2065 LD B,C
0665 111036 2066 MVECT1: ADD HL,DE ; ADD DELTA TO COORD
0666 111037 2067 DJNZ MVECT1-$ ; TIME-BASE TIMES
0667 111038 2068 ; HAS MOTION OCCURED?
0668 111039 2069 CP H
0669 111040 2070 JR Z,MVCT1A-$ ; JUMP TO SKIP TESTS IF SO
0670 111041 2071 RES PSWZRO,(IX+CBFLAG) ; SET MOVED STATUS
0671 111042 2072 ; IS LIMIT CHECK WANTED?
0672 111043 2073 MVCT1A: BIT VBCLMT,(IX+VBCCHK)
0673 111044 2074 JR Z,MVECT6-$ ; MVECT6 IF NOT
0674 111045 2075 ; PERFORM LIMIT CHECK
0675 111046 2076 LD A,H
0676 111047 2077 EX (SP),HL
0677 111048 2078 LD B,(HL) ; LIMIT TO B
0678 111049 2079 INC HL
0679 111050 2080 ; HANDLE SLIGHTLY LESS THAN ZERO CASE
0680 111051 2081 CP 207 ; MIDPOINT BETWEEN 160 AND 0
0681 111052 2082 JR NC,MVECT2-$ ; JUMP TO FAIL IF >207
0682 111053 2083 CP B ; DO COMPARE
0683 111054 2084 JR C,MVECT2-$ ; JUMP ON FAIL
0684 111055 2085 LD B,(HL) ; UPPER LIMIT CHECK
0685 111056 2086 CP B
0686 111057 2087 JR C,MVECT3-$ ; JUMP ON PASS
0687 111058 2088 MVECT2: INC HL
0688 111059 2089 ; A LIMIT WAS EXCEEDED - SET COORDINATE AT LIMIT
0689 111060 2090 LD (IX+VBCH),B
0690 111061 2091 LD (IX+VBCL),0
0691 111062 2092 SET VBCLAT,(IX+VBCCHK) ; SET LIMIT ATTAINED
0692 111063 2093 ; IS REVERSE DELTA OPTION SET?
0693 111064 2094 POP AF ; CLEAN UP STACK
0694 111065 2095 BIT VBCREV,(IX+VBCCHK)
0695 111066 2096 RET Z ; QUIT IF NOT
0696 111067 2097 ; REVERSE THE BIMBO
0697 111068 2098 LD A,D
0698 111069 2099 CPL
0699 111070 2100 LD D,A
0700 111071 2101 LD A,E
0701 111072 2102 CPL
0702 111073 2103 LD E,A
0703 111074 2104 INC DE
0704 111075 2105 LD (IX+VBDCL),E ; STORE BACK
0705 111076 2106 LD (IX+VBDCH),D

```

```

259
06A3 C9      2107      RET
06A4 23      2108      NVECT3: INC HL ; STEP FAST LIMIT
06A5 F3      2109      EX (SP),HL ; HL = COORDINATE AGAIN
06A6 00702   2110      MVECT6: LD (IX+VBCL),L ; STORE BACK COORDINATES
06A7 00703   2111      LD (IX+VBCH),H
06A8 F1      2112      POP HL ; RESTORE LIMITS POINTER
06A9 000049E 2113      RES VBCLAT, (IX+VBCHCK) ; CLEAR ATTAINED BIT
06B1 C9      2114      RET
2115      ; *****
2116      ; * PAINT RECTANGLE ROUTINE *
2117      ; *****
2118      ; FPAINT RECTANGLE
2119      ; NAME:
2120      ; INPUT: A = COLOR MASK TO WRITE
2121      ; B = Y SIZE
2122      ; C = X SIZE
2123      ; D = Y COORDINATE
2124      ; E = X COORDINATE
06B2 0F      2125      MPAINT: XOR A
06B3 004E0B   2126      CALL RELTA1
06B4 FB      2127      EX DE,HL
06B5 FB      2128      SET 6,H ; UNMAGIC THE G** D*** ADDR
06B7 0BF4     2129      OUT (MAGIC),A
06B9 D30C     2130      XOR A
2131      ; LD (URINAL),A ; PRIME THE SOB
06BE 000F09   2132      LD E, (IY+CBA)
06BF 00      2133      LD A,C
06C0 00      2134      RRCA
06C1 00      2135      RRCA
06C2 000F     2136      AND 3FH
06C3 00      2137      INC A
06C4 00      2138      LD D,A
06C5 00      2139      NPT1: DEC D
06C6 0002     2140      JR Z,MPT2-$
06C7 00FF     2141      LD A,0FFH
06C8 00000000 2142      CALL STRIPE
06C9 00000000 2143      JR MPT1-$
06CA 0000     2144      MPT2: LD A,C
06CB 0000     2145      AND 03H
06CC 00      2146      INC A
06CD 00      2147      LD C,A
06CE 00      2148      XOR A
06CF 00      2149      MPT3: DEC C
06D0 0000     2150      JR Z,MPT4-$
06D1 00      2151      RRCA
06D2 00      2152      RRCA
06D3 00000000 2153      ADD A,11000000B
06D4 0000     2154      JR MPT3-$
06D5 00000000 2155      MPT4: CALL STRIPE
06D6 00      2156      XOR A
2157      ; AND FALL INTO ...
2158      ; STRIPE PAINTER
2159      ; HL = ADDRESS OF STRIPE A = DATA E = MASK B = ITERATIONS
2160      ; OUT HL=HL+1 A = CLOBBED
06D7 00      2161      STRIPE: PUSH HL
06D8 00      2162      PUSH BC
06D9 00000000 2163      LD (URINAL),A
06DA 00000000 2164      LD A, (URINAL+4000H)
06DB 00      2165      LD C,A
06DC 00      2166      STRP1: LD A,E
06DD 00      2167      XOR (HL)
06DE 00      2168      AND C
06DF 00      2169      XOR (HL)
06E0 00      2170      LD (HL),A
06E1 00      2171      LD A,L
06E2 00000000 2172      ADD A,BYTEPL
06E3 00      2173      LD L,A
06E4 00      2174      LD H,A
06E5 0000     2175      ADC A,0
06E6 00      2176      LD H,A
06E7 00      2177      LONZ STRP1-$
06E8 00F1     2178      POP BC
06E9 00      2179      POP HL
06EA 00      2180      INC HL
06EB 00      2181      RET

```

```

2184 ; *****
2184 ; * WRITE ROUTINES *
2184 ; *****
2186 ; NOTES: THE GENERAL CALLING SEQUENCE FOR THE WRI
2187 ; INPUT: HL = PATTERN ADDRESS
2188 ; D = Y COORDINATE
2189 ; E = X COORDINATE
2190 ; B = Y SIZE
2191 ; C = X SIZE
2192 ; A = MAGIC REGISTER
2193 ; OUTPUT: DE = SCREEN ADDRESS USED
2194 ; THESE ROUTINES ARE NESTED, FOR EXAMPLE
2195 ; WRITP, WHICH FALLS INTO WRIT, WHICH FALL
2196 ; ENTRY: WRITE FROM VECTOR
2197 ; INPUT: HL = PATTERN ADDRESS
2198 ; IX = VECTOR ADDRESS
2199 ; OUTPUT: DE, A
2200 ; SIDE EFFECTS: BLANK BIT SET IN VECTOR STATUS BYTE
06FF 002E00 2201 MWRT: LD A, (IX+VBMR) ; LOAD MR
0701 002E0B 2202 LD D, (IX+VBXH) ; LOAD Y
0704 002E06 2203 LD E, (IX+VBXH) ; LOAD X
0707 002E01F6 2204 SET VBBLNK, (IX+VBSTAT) ; SET BLANK BIT
2205 ; ENTRY: WRITE RELATIVE
2206 ; PURPOSE: WRITING RELATIVE PATTERNS
2207 ; INPUT: HL, DE, A
2208 ; OUTPUT: DE
2209 ; NOTES: PATTERN IS PRECEDED BY RELATIVE DISPLAC
2210 ; (X FIRST, THEN Y) AND PATTERN SIZE
070B 002E11 2211 MWRT: PUSH AF ; SAVE MR
070C 002E1F 2212 LD A, (HL) ; GET REL X
070D 002E14 2213 INC HL
070F 002E1B 2214 ADD A, E ; ADD TO SUPERIOR X
0710 002E1F 2215 LD E, A
0711 002E14 2216 LD A, (HL) ; SAME STORY FOR Y
0712 002E1F 2217 INC HL
0713 002E1B 2218 ADD A, D
0714 002E1F 2219 LD D, A
0714 002E1F 2220 POP AF
2221 ; ENTRY: WRITE WITH PATTERN SIZE SCARE-UP
2222 ; PURPOSE: WRITING VARIABLE SIZED PATTERNS
2223 ; INPUT: HL, DE, A
2224 ; OUTPUT: DE
2225 ; NOTES: FIRST TWO BYTES POINTED AT BY HL ARE TAK
2226 ; TO BE PATTERN SIZES (X SIZE FIRST)
0715 002E1F 2227 MWRT: LD C, (HL) ; GET X SIZE
0716 002E14 2228 INC HL
0717 002E1B 2229 LD B, (HL) ; AND Y
0718 002E1F 2230 INC HL
2231 ; ENTRY: WRITE WITH COORDINATE CONVERSION
2232 ; INPUT: HL, DE, BC, A
2233 ; OUTPUT: DE
0719 002E14 2234 MWRT: CALL MRELAB ; DO CONVERSION
2235 ; ENTRY: WRITE ABSOLUTE
2236 ; INPUT: HL, BC, A AS ABOVE
2237 ; DE = ABSOLUTE SCREEN ADDRESS
071C 002E17 2238 MWRT: BIT MRFLOP, A ; FLOP WRITE WANTED?
071D 002E17 2239 JR NZ, MWRTFL-$ ; MWRTFL IF SO
0720 002E14 2240 BIT MRXPND, A ; EXPAND WANTED?
0722 002E11 2241 JR NZ, MWX-$ ; JUMP IF SQ
2242 ; DO NORMAL? WRITE
0724 AF 2243 XOR A
0725 C5 2244 MWRT: PUSH BC
0726 D5 2245 PUSH DE
0727 47 2246 LD B, A ; ZERO REGISTER B
0728 F000 2247 LDIR ; WRITE A LINE
072A 12 2248 LD (DE), A ; FLUSH THE SHIFTER
072B D1 2249 POP DE
072C FB 2250 EX DE, HL ; ADVANCE TO NEXT LINE
072D 0F28 2251 LD C, BYTEPL
072F 02 2252 ADD HL, BC
0730 FB 2253 EX DE, HL
0731 D1 2254 POP BC
0732 1211 2255 DJNZ MWRT-$ ; LOOP IF MORE GOODIES
0733 1211 2256 RET
2257 ; WRITE EXPANDED

```

```

0715 11 2258 MWX: EX DE,HL
0716 11 2259 MWX1: PUSH BC
0717 11 2260 PUSH HL
0718 11 2261 LD B,C
0719 11 2262 MWX2: LD A,(DE)
0720 11 2263 INC DE
0721 11 2264 LD (HL),A
0722 11 2265 INC HL
0723 11 2266 LD (HL),A
0724 11 2267 INC HL
0725 11 2268 DJNZ MWX2-$
0726 11 2269 LD (HL),B
0727 11 2270 INC HL
0728 11 2271 LD (HL),B
0729 11 2272 POP HL
0730 11 2273 LD C,BYTEPL
0731 11 2274 ADD HL,BC
0732 11 2275 POP BC
0733 11 2276 DJNZ MWX1-$
0734 11 2277 RET
0735 11 2278 ; ROUTINE TO HANDLE FLOPPED CASE
0736 11 2279 MWRTFL: BIT MRXPND,A ; EXPANDED FLOPPED WRITE WANTED
0737 11 2280 JR NZ,MWXF-$ ; JUMP IF YEP
0738 11 2281 XOR A
0739 11 2282 WRFL1: PUSH BC
0740 11 2283 PUSH DE
0741 11 2284 LD B,A
0742 11 2285 WRFL2: LDI
0743 11 2286 DEC DE
0744 11 2287 DEC DE
0745 11 2288 JP PE,WRFL2
0746 11 2289 LD (DE),A ; FLUSHETH
0747 11 2290 POP DE
0748 11 2291 EX DE,HL ; SAME AS NORMAL NOW ON
0749 11 2292 LD C,BYTEPL
0750 11 2293 ADD HL,BC
0751 11 2294 EX DE,HL
0752 11 2295 POP BC
0753 11 2296 DJNZ WRFL1-$
0754 11 2297 RET
0755 11 2298 ; WRITE EXPANDED FLOPPED ROUTINE
0756 11 2299 MWXF: EX DE,HL
0757 11 2300 MWXF1: PUSH BC
0758 11 2301 PUSH HL
0759 11 2302 LD B,C
0760 11 2303 MWXF2: LD A,(DE)
0761 11 2304 INC DE
0762 11 2305 LD (HL),A
0763 11 2306 DEC HL
0764 11 2307 LD (HL),A
0765 11 2308 DEC HL
0766 11 2309 DJNZ MWXF2-$
0767 11 2310 LD (HL),B
0768 11 2311 DEC HL
0769 11 2312 LD (HL),B
0770 11 2313 POP HL
0771 11 2314 LD C,BYTEPL
0772 11 2315 ADD HL,BC
0773 11 2316 POP BC
0774 11 2317 DJNZ MWXF1-$
0775 11 2318 RET
0776 11 2319 ; NAME: BLANK FROM VECTOR
0777 11 2320 ; PURPOSE: BLANK WITH INFO LOAD FROM VECTOR
0778 11 2321 ; INPUT: IX = VECTOR
0779 11 2322 ; E = X SIZE
0780 11 2323 ; D = Y SIZE
0781 11 2324 ; NOTES: THIS ROUTINE BLANKS TO 00
0782 11 2325 ; THIS ROUTINE INTERROGATES THE BLANK BIT
0783 11 2326 ; AND REFRAINS FROM BLANKING IF NOT SET
0784 11 2327 ; IF IT WAS SET, IT IS THEN RESET
0785 11 2328 MVELAN: BIT VBBLNK,(IX+VBSTAT) ; IS BLANK BIT SET?
0786 11 2329 RET Z ; QUIT IF NOT
0787 11 2330 RES VBBLNK,(IX+VBSTAT) ; KILL BLANK BIT
0788 11 2331 LD H,(IX+VBOAH) ; LOAD BLANK ADDRESS
0789 11 2332 LD L,(IX+VB0AL)

```

```

0790 10010076 2333 BIT MRFLOP, (IX+VBMR) ; IS FLOP SET?
0791 10010077 2334 JR Z, MVBLA1-$ ; JUMP IF NOT
0792 10010078 2335 LD A, E ; X SIZE TO A
0793 10010079 2336 NEG ; TWO'S COMPLEMENT AND ADD 1
0794 10010080 2337 INC A
0795 10010081 2338 LD C, A
0796 10010082 2339 LD B, OFFH
0797 10010083 2340 ADD HL, BC ; USE TO BACK UP SCREEN ADDRESS
0798 10010084 2341 ; UNMAGIC THE BLANK ADDRESS
0799 10010085 2342 MVBLA1:
079A 10010086 2343 SET 6, H
079B 10010087 2344 LD B, 0 ; ASSUME BLANK TO ZERO
079C 10010088 2345 ; NAME: BLANK AREA
079D 10010089 2346 ; PURPOSE: SETTING N X M REGION TO CONSTANT
079E 10010090 2347 ; INPUT: HL = BLANK ADDRESS
079F 10010091 2348 ; E = X SIZE
07A0 10010092 2349 ; D = Y SIZE
07A1 10010093 2350 ; B = DATA TO FILL WITH
07A2 10010094 2351 MBLANK: LD A, BYTEPL ; COMPUTE LINE INCREMENT
07A3 10010095 2352 SUB E
07A4 10010096 2353 LD C, A
07A5 10010097 2354 LD A, B ; A = DATA TO FILL WITH
07A6 10010098 2355 MBLAN1: LD B, E
07A7 10010099 2356 MBLAN2: LD (HL), A
07A8 10010100 2357 INC HL
07A9 10010101 2358 DJNZ MBLAN2-$
07AA 10010102 2359 ADD HL, BC
07AB 10010103 2360 DEC D
07AC 10010104 2361 JR NZ, MBLAN1-$
07AD 10010105 2362 RET
07AE 10010106 2363 ; NAME: RESTORE AREA
07AF 10010107 2364 ; INPUT: HL = SCREEN ADDRESS TO RESTORE TO
07B0 10010108 2365 ; DE = SAVE AREA ADDRESS
07B1 10010109 2366 ; NOTE: SIZES ARE LOADED FROM THE SAVE AREA
07B2 10010110 2367 MREST: EX DE, HL
07B3 10010111 2368 LD C, (HL)
07B4 10010112 2369 INC HL
07B5 10010113 2370 LD B, (HL)
07B6 10010114 2371 INC HL
07B7 10010115 2372 SET 6, D ; MAKE SURE WE ARE NONMAGIC
07B8 10010116 2373 XOR A
07B9 10010117 2374 MREST1: PUSH BC
07BA 10010118 2375 PUSH DE
07BB 10010119 2376 LD B, A
07BC 10010120 2377 LDIR
07BD 10010121 2378 EX DE, HL
07BE 10010122 2379 POP HL
07BF 10010123 2380 LD C, BYTEPL
07C0 10010124 2381 ADD HL, BC
07C1 10010125 2382 EX DE, HL
07C2 10010126 2383 POP BC
07C3 10010127 2384 DJNZ MREST1-$
07C4 10010128 2385 RET
07C5 10010129 2386 ; *****
07C6 10010130 2387 ; * CHARACTER DISPLAY ROUTINES *
07C7 10010131 2388 ; *****
07C8 10010132 2389 ; NAME: DISPLAY STRING
07C9 10010133 2390 ; PURPOSE: MESSAGE DISPLAY
07CA 10010134 2391 ; INPUT: E, D = X, Y COORDINATES
07CB 10010135 2392 ; HL = STRING ADDRESS
07CC 10010136 2393 ; IX = FONT DESCRIPTOR
07CD 10010137 2394 ; OUTPUT: D, E ALTERED AS IN DISPLAY CHARACTER
07CE 10010138 2395 ; STACK USE: 4 BYTES (EXCLUDING USE BY SYSPCH)
07CF 10010139 2396 ; EXPLANATION: AS EACH CHARACTER IS BROUGHT IN, IT
07D0 10010140 2397 ; IS TESTED FOR BEING A LIST TERMINATOR ( CHAR = 0)
07D1 10010141 2398 ; IF IT ISN'T, DISPLAY CHARACTER IS CALLED AND THE
07D2 10010142 2399 ; TEST IS REPEATED FOR THE NEXT CHARACTER. THUS
07D3 10010143 2400 ; A NULL STRING IS HANDLED PROPERLY.
07D4 10010144 2401 STRNEW: LD A, (HL) ; GET CHARACTER
07D5 10010145 2402 AND A ; BE IT A TERMINATOR?
07D6 10010146 2403 RET Z ; QUIT IF SO
07D7 10010147 2404 JP M, STRD1 ; DISPLAY IF ALT FONT
07D8 10010148 2405 CP 64H ; SUCK IN STRING?
07D9 10010149 2406 JR NC, STRD2-$ ; JUMP IF YES
07DA 10010150 2407 STRD1: CALL DISPC ; SHOW CHAR
07DB 10010151 2408

```

```

0701 00000000 2409 INC HL ; ADVANCE TO NEXT CHAR
0702 00000000 2410 JR STRNEW-$ ; AND LOOP
0703 00000000 2411 STRDZ: AND 10111B ; MAKE SUCK MASK
0704 00000000 2412 LD B, A
0705 00000000 2413 INC HL
0706 00000000 2414 EX DE, HL
0707 00000000 2415 CALL MSUCK1
0708 00000000 2416 CALL RELO
0709 00000000 2417 JR STRNEW-$ ; GO AFTER NEXT CHARACTER
0710 00000000 2418 ; *****
0711 00000000 2419 ; * CHARACTER DISPLAY ROUTINE *
0712 00000000 2420 ; *****
0713 00000000 2421 ; INPUT: A = CHARACTER
0714 00000000 2422 ; C = OPTIONS
0715 00000000 2423 ; D = Y COORDINATE
0716 00000000 2424 ; E = X COORDINATE
0717 00000000 2425 ; IX = FONT DESCRIPTOR
0718 00000000 2426 ; (ONLY IF ALTERNATE FONT USED)
0719 00000000 2427 ; OUTPUT: DE UPDATED TO POINT AT NEXT CHARACTER FRA
0720 00000000 2428 ; NOTES: THE OPTION BYTE IS FORMATTED AS FOLLOWS:
0721 00000000 2429 ; BITS CONTENTS
0722 00000000 2430 ; -----
0723 00000000 2431 ; 0-1 OFF COLOR FOR EXPANSION
0724 00000000 2432 ; 2-3 ON COLOR FOR EXPANSION
0725 00000000 2433 ; 4 OR OPTION
0726 00000000 2434 ; 5 XOR OPTION
0727 00000000 2435 ; 6-7 ENLARGEMENT FACTOR (N+1)X
0728 00000000 2436 ;
0729 00000000 2437 ; CHARACTERS BETWEEN 1 AND 1FH, AND BETWEEN 81H AND 9FH
0730 00000000 2438 ; ARE INTERPRETED AS TAB CHARACTERS. THEY CAUSE THE
0731 00000000 2439 ; CURSOR REPRESENTED BY D AND E TO BE SPACED OVER N
0732 00000000 2440 ; CHARACTER POSITIONS, WHERE N = CHAR. AND. 7FH
0733 00000000 2441 ; CHARACTERS BETWEEN 20H AND 7FH ARE TAKEN AS REFERENCES
0734 00000000 2442 ; THE SYSTEM STANDARD 5 X 7 CHARACTER FONT. CHARACTERS
0735 00000000 2443 ; BETWEEN 0A0H AND 0FFH REFER TO THE USER SUPPLIED ALTERN
0736 00000000 2444 ; CHARACTER FONT. THIS FONT IS DESCRIBED BY A FONT
0737 00000000 2445 ; DESCRIPTOR TABLE OF THE FOLLOWING FORMAT:
0738 00000000 2446 ; *****
0739 00000000 2447 ; * 0 * BASE CHARACTER VALUE *
0740 00000000 2448 ; *****
0741 00000000 2449 ; * 1 * X FRAME SIZE *
0742 00000000 2450 ; *****
0743 00000000 2451 ; * 2 * Y FRAME SIZE *
0744 00000000 2452 ; *****
0745 00000000 2453 ; * 3 * X PATTERN SIZE (BYTES) *
0746 00000000 2454 ; *****
0747 00000000 2455 ; * 4 * Y PATTERN SIZE *
0748 00000000 2456 ; *****
0749 00000000 2457 ; * 5 * PATTERN TABLE *
0750 00000000 2458 ; * 6 * ADDRESS *
0751 00000000 2459 ; *****
0752 00000000 2460 DISPC1: PUSH BC
0753 00000000 2461 PUSH HL
0754 00000000 2462 PUSH IX
0755 00000000 2463 AND A
0756 00000000 2464 JP M, DISCH1 ; JUMP IF YES
0757 00000000 2465 LD IX, SYSFNT
0758 00000000 2466 DISCH1: CP 20H ; IS CHAR < 20H?
0759 00000000 2467 JR NC, DISC1B-$ ; JUMP IF NOT
0760 00000000 2468 DISC1A: PUSH AF ; LOOP TO SPACE OVER
0761 00000000 2469 CALL NXTFRM
0762 00000000 2470 CALL FINDL3 ; STORE IT BACK
0763 00000000 2471 POP AF
0764 00000000 2472 DEC A
0765 00000000 2473 JR NZ, DISC1A-$
0766 00000000 2474 JR DISCH5-$ ; JUMP TO EXIT
0767 00000000 2475 DISC1B: SUB (IX+FTBASE) ; SUBTRACT BASE CHAR
0768 00000000 2476 LD E, A
0769 00000000 2477 LD D, 0
0770 00000000 2478 LD HL, 0
0771 00000000 2479 LD C, (IX+FTBYTE) ; MULTIPLY CHARACTER
0772 00000000 2480 DISCH2: LD B, (IX+FTYSIZ) ; BY PATTERN SIZE
0773 00000000 2481 DISCH3: ADD HL, DE
0774 00000000 2482 DJNZ DISCH3-$
0775 00000000 2483 DEC C

```



```

0011 47 2484 JR NZ,DISCH2-$
0013 10 2485 LD D,(IX+FTPTH) ; ADD TO TABLE START
0014 05 2486 LD E,(IX+FTPTL)
0015 2487 ADD HL,DE
2488 ; COMPUTE POSITION WHERE NEXT CHARACTER WOULD GO
2489 ; AND SAVE
0016 10 2490 CALL NXTFRM ; STEP COORDINATES TO NEXT FRAM
0017 10 2491 PUSH DE ; SAVE
0018 04 2492 LD B,(IX+FTYSIZ)
0021 10 2493 DISCH4: PUSH BC
0022 10 2494 PUSH HL
0023 10 2495 CALL WRTLIN
0024 10 2496 POP HL
0027 10 2497 LD C,(IX+FTBYTE) ; STEP TO NEXT LINE OF PATTERN
002A 00 2498 ADD HL,BC
002B 00 2499 POP BC
002C 00 2500 LD A,(IY+CBD) ; ADVANCE Y COORDINATE
002E 00 2501 ADD A,C
0030 10 2502 LD (IY+CBD),A
0033 10 2503 DJNZ DISCH4-$
0035 01 2504 POP DE ; RESTORE NEW POSITION
0036 00 2505 CALL FINDL3 ; STUFF DE BACK INTO CONTEXT
0039 00 2506 DISCH5: POP IX
003B 01 2507 POP HL
003C 01 2508 POP BC
003D 09 2509 RET
2510 ; SUBROUTINE TO CONVERT ENLARGEMENT FACTOR TO ITERATION C
2511 ; INPUT: MODE BYTE FROM CONTEXT SAVE AREA
2512 ; OUTPUT: B,A = ITERATION COUNT
003E 06 2513 DCLCTB: LD A,(IY+CBC) ; GET MODE BYTE
0041 07 2514 RLCA
0042 07 2515 RLCA
0043 00 2516 AND 03 ; ISOLATE ENLARGEMENT FACTOR
0045 00 2517 INC A
0046 17 2518 LD B,A
0047 00 2519 XOR A
0048 00 2520 SCF
0049 00 2521 DCLCT1: ADC A,A
004A 00 2522 DJNZ DCLCT1-$
004C 07 2523 LD B,A
004D 00 2524 RET
2525 ; SUBROUTINE TO UPDATE COORDINATES TO POINT AT NEXT CHARA
2526 ; FRAME:
2527 ; INPUT: COORDINATES TAKEN FROM CBD,CBE IN CONTEXT
2528 ; OUTPUT: UPDATED COORDINATES RETURNED IN D AND E
2529 ; A,B = CLOBBERED, C=ENLARGE FACTOR CONVERT
004E 00 2530 NXTFRM: CALL DCLCTB ; GET ITERATION COUNT
0051 10 2531 LD C,B ; SAVE
0052 00 2532 LD D,(IY+CBD) ; GET Y COORD
0055 00 2533 LD A,(IY+CBE) ; GET X COORD
0058 00 2534 NXTFR1: ADD A,(IX+FTFSX) ; ADD X FRAME SIZE
005B 00 2535 DJNZ NXTFR1-$ ; 2**ENLARGE TIMES
005D 00 2536 CP 160 ; PAST RIGHT EDGE OF SCREEN?
005F 00 2537 JR C,NXTFR3-$
0061 00 2538 LD A,D
0062 11 2539 LD B,C
0063 00 2540 NXTFR2: ADD A,(IX+FTFSY) ; YEP - ADVANCE VERTICAL
0066 00 2541 DJNZ NXTFR2-$
0068 07 2542 LD D,A
0069 00 2543 XOR A
006A 00 2544 NXTFR3: LD E,A
006B 00 2545 RET
2546 ; SUBROUTINE TO WRITE ONE LINE OF A PATTERN WITH ENLARGE
2547 ; AND EXPAND
2548 ; ENTRY: HL = SOURCE IX = FONT TABLE
006C 00 2549 WRTLIN: LD C,(IX+FTBYTE)
006F 00 2550 LD B,0
0071 00 2551 PUSH IX ; CAPTURE STACK POINTER
0073 00 2552 LD IX,0
0077 00 2553 ADD IX,SP
0079 00 2554 PUSH IX ; SAVE CAPTURED STACK
007B 10 2555 POP DE ; DE = CAPTURED STACK
007C 00 2556 LD A,0CH ; SET EXPAND TO 00,11

```

```

0800 0000 2547
0800 0001 2548
0800 0002 2549
0800 0003 2550
0807 0000 2561
0808 0001 2562
0809 0002 2563
080A 0003 2564
080B 0004 2565
080C 0005 2566
080D 0006 2567
080E 0007 2568
080F 0008 2569
0810 0009 2570
0811 000A 2571
0812 000B 2572
0813 000C 2573
0814 000D 2574
0815 000E 2575
0816 000F 2576
0817 0010 2577
0818 0011 2578
0819 0012 2579
081A 0013 2580
081B 0014 2581
081C 0015 2582
081D 0016 2583
081E 0017 2584
081F 0018 2585
0820 0019 2586
0821 001A 2587
0822 001B 2588
0823 001C 2589
0824 001D 2590
0825 001E 2591
0826 001F 2592
0827 0020 2593
0828 0021 2594
0829 0022 2595
082A 0023 2596
082B 0024 2597
082C 0025 2598
082D 0026 2599
082E 0027 2600
082F 0028 2601
0830 0029 2602
0831 002A 2603
0832 002B 2604
0833 002C 2605
0834 002D 2606
0835 002E 2607
0836 002F 2608
0837 0030 2609
0838 0031 2610
0839 0032 2611
083A 0033 2612
083B 0034 2613
083C 0035 2614
083D 0036 2615
083E 0037 2616
083F 0038 2617
0840 0039 2618
0841 003A 2619
0842 003B 2620
0843 003C 2621
0844 003D 2622
0845 003E 2623

```

```

OUT (XPAND),A
LD A,03H ; SET EXPAND BIT
OUT (MAGIC),A
LD A,(IY+CBC) ; GET CONTROL BYTE
AND 0C0H ; ISOLATE ENLARGE AMOUNT
JR Z,WRTL3-$ ; JUMP IF ZERO
RLCA
RLCA
WRTL1: EX DE,HL
AND A ; CLEAR CARRY BIT
SBC HL,BC ; COMPUTE STACK FRAME SIZE
SBC HL,BC
LD SP,HL ; SEIZE STACK SPACE
RES 6,H ; MAGICIFY THE ADDRESS
PUSH AF
LD B,C
LD A,(DE) ; GET SOURCE BYTE
INC DE
LD (HL),A ; EXPAND IT
INC HL
LD (HL),A ; FLUSHETH
INC HL
DJNZ WRTL2-$
SLA C
POP AF
LD HL,0 ; CAPTURE STACK TOP AGAIN
ADD HL,SP
LD D,H ; SET DE=HL
LD E,L ; FOR NEXT DEST COMBO
DEC A
JR NZ,WRTL1-$
; NOW DO WRITE TO SCREEN
WRTL3: CALL DCLCTB ; GET ITERATION COUNTER
CALL DELOAD
LD A,(IY+CBC)
OUT (XPAND),A
AND 030H
OR 8
CALL RELTA
EX DE,HL
WRTL4: PUSH AF
PUSH BC
PUSH DE
PUSH HL
LD B,C
LD A,(DE)
INC DE
LD (HL),A
INC HL
LD (HL),A
INC HL
DJNZ WRTL5-$
LD A,(IY+CBE) ; IS FLUSHOUT NEEDED?
AND 03
JR Z,WRTL6-$ ; JUMP IF NOT
LD (HL),B ; STEP TO NEXT LINE
WRTL6: POP HL
LD C,BYTEPL
ADD HL,BC
POP DE
POP BC
POP AF
OUT (MAGIC),A
DJNZ WRTL4-$ ; RESTORE STACK
LD SP,IX
POP IX
RET

```

```

2625 ; MACRO TO GENERATE CHARACTER PATTERN TABLE ENTRY
2626 DEFCHR MACR #A, #B, #C, #D, #E, #F, #G
2627 DEF B #A
2628 DEF B #B
2629 DEF B #C
2630 DEF B #D

```

2681
2682
2683
2684

DEFB #E
DEFB #F
DEFB #G
ENDM

TABLE 1. LARGE CHARACTER SET (8 X 8)

DEF	2677	LRGCHR	
DEFB	2688	DEFCHR	000H, 000H, 000H, 000H, 000H, 000H, 000H, 000H ; SPACE
DEFB	2689	DEFCHR	020H, 020H, 020H, 020H, 020H, 000H, 020H ; !
DEFB	2690	DEFCHR	050H, 050H, 050H, 000H, 000H, 000H, 000H ; "
DEFB	2691	DEFCHR	048H, 048H, 0FCH, 048H, 0FCH, 048H, 048H ; #
DEFB	2692	DEFCHR	020H, 078H, 080H, 070H, 008H, 0F0H, 020H ; \$
DEFB	2693	DEFCHR	0C0H, 0C8H, 010H, 020H, 040H, 098H, 018H ; %
DEFB	2694	DEFCHR	060H, 090H, 0A0H, 040H, 0A8H, 090H, 068H ; &
DEFB	2695	DEFCHR	060H, 060H, 060H, 000H, 000H, 000H, 000H ; ' ^
DEFB	2696	DEFCHR	010H, 020H, 020H, 020H, 020H, 020H, 010H ; ()
DEFB	2697	DEFCHR	040H, 020H, 020H, 020H, 020H, 020H, 040H ;)
DEFB	2698	DEFCHR	000H, 0A8H, 070H, 0D8H, 070H, 0A8H, 000H ; *
DEFB	2699	DEFCHR	000H, 020H, 020H, 0F8H, 020H, 020H, 000H ; +
DEFB	2700	DEFCHR	000H, 000H, 000H, 060H, 060H, 020H, 040H ; ,
DEFB	2701	DEFCHR	000H, 000H, 000H, 0F8H, 000H, 000H, 000H ; -
DEFB	2702	DEFCHR	000H, 000H, 000H, 000H, 000H, 060H, 060H ; .
DEFB	2703	DEFCHR	000H, 008H, 010H, 020H, 040H, 080H, 000H ;
DEFB	2704	DEFCHR	070H, 088H, 088H, 088H, 088H, 088H, 070H ; 0
DEFB	2705	DEFCHR	020H, 060H, 020H, 020H, 020H, 020H, 070H ; 1
DEFB	2706	DEFCHR	070H, 088H, 008H, 070H, 080H, 080H, 0F8H ; 2
DEFB	2707	DEFCHR	070H, 088H, 008H, 030H, 008H, 088H, 070H ; 3
DEFB	2708	DEFCHR	010H, 030H, 050H, 090H, 0F8H, 010H, 010H ; 4
DEFB	2709	DEFCHR	0F8H, 080H, 0F0H, 008H, 008H, 088H, 070H ; 5
DEFB	2710	DEFCHR	030H, 040H, 080H, 0F0H, 088H, 088H, 070H ; 6
DEFB	2711	DEFCHR	0F8H, 008H, 010H, 020H, 040H, 040H, 040H ; 7
DEFB	2712	DEFCHR	070H, 088H, 088H, 070H, 088H, 088H, 070H ; 8
DEFB	2713	DEFCHR	070H, 088H, 088H, 078H, 008H, 010H, 060H ; 9
DEFB	2714	DEFCHR	000H, 060H, 060H, 000H, 060H, 060H, 000H ; :
DEFB	2715	DEFCHR	060H, 060H, 000H, 060H, 060H, 020H, 040H ; ;
DEFB	2716	DEFCHR	010H, 020H, 040H, 080H, 040H, 020H, 010H ; <
DEFB	2717	DEFCHR	000H, 000H, 0F8H, 000H, 0F8H, 000H, 000H ; =
DEFB	2718	DEFCHR	040H, 020H, 010H, 008H, 010H, 020H, 040H ; >
DEFB	2719	DEFCHR	070H, 088H, 008H, 010H, 020H, 000H, 020H ; ?
DEFB	2720	DEFCHR	070H, 088H, 0B8H, 0A8H, 0B8H, 080H, 078H ; @
DEFB	2721	DEFCHR	070H, 088H, 088H, 0F8H, 088H, 088H, 088H ; A
DEFB	2722	DEFCHR	0F0H, 088H, 088H, 0F0H, 088H, 088H, 0F0H ; B
DEFB	2723	DEFCHR	070H, 088H, 080H, 080H, 080H, 088H, 070H ; C
DEFB	2724	DEFCHR	0F0H, 088H, 088H, 088H, 088H, 088H, 0F0H ; D
DEFB	2725	DEFCHR	0F8H, 080H, 080H, 0E0H, 080H, 080H, 0F8H ; E
DEFB	2726	DEFCHR	0F8H, 030H, 080H, 0E0H, 080H, 080H, 080H ; F
DEFB	2727	DEFCHR	070H, 088H, 080H, 080H, 098H, 088H, 078H ; G
DEFB	2728	DEFCHR	088H, 088H, 088H, 0F8H, 088H, 088H, 088H ; H
DEFB	2729	DEFCHR	070H, 020H, 020H, 020H, 020H, 020H, 070H ; I
DEFB	2730	DEFCHR	008H, 008H, 008H, 008H, 008H, 088H, 070H ; J
DEFB	2731	DEFCHR	088H, 090H, 0A0H, 0C0H, 0A0H, 090H, 088H ; K
DEFB	2732	DEFCHR	080H, 080H, 080H, 080H, 080H, 080H, 0F8H ; L
DEFB	2733	DEFCHR	088H, 0D8H, 0A8H, 0A8H, 088H, 088H, 088H ; M
DEFB	2734	DEFCHR	088H, 0C8H, 0A8H, 098H, 088H, 088H, 088H ; N
DEFB	2735	DEFCHR	0F8H, 088H, 088H, 088H, 088H, 088H, 0F8H ; O
DEFB	2736	DEFCHR	0F0H, 088H, 088H, 0F0H, 080H, 080H, 080H ; P
DEFB	2737	DEFCHR	070H, 088H, 088H, 088H, 0A8H, 090H, 068H ; Q
DEFB	2738	DEFCHR	0F0H, 088H, 088H, 0F0H, 0A0H, 090H, 088H ; R
DEFB	2739	DEFCHR	070H, 088H, 080H, 070H, 008H, 088H, 070H ; S
DEFB	2740	DEFCHR	0F8H, 020H, 020H, 020H, 020H, 020H, 020H ; T
DEFB	2741	DEFCHR	088H, 088H, 088H, 088H, 088H, 088H, 070H ; U
DEFB	2742	DEFCHR	088H, 088H, 088H, 050H, 050H, 020H, 020H ; V
DEFB	2743	DEFCHR	088H, 088H, 088H, 0A8H, 0A8H, 0D8H, 088H ; W
DEFB	2744	DEFCHR	088H, 088H, 050H, 020H, 050H, 088H, 088H ; X
DEFB	2745	DEFCHR	088H, 088H, 050H, 020H, 020H, 020H, 020H ; Y
DEFB	2746	DEFCHR	0F8H, 008H, 010H, 020H, 040H, 080H, 0F8H ; Z
DEFB	2747	DEFCHR	070H, 040H, 040H, 040H, 040H, 040H, 070H ; [
DEFB	2748	DEFCHR	000H, 080H, 040H, 020H, 010H, 008H, 000H ; \
DEFB	2749	DEFCHR	070H, 010H, 010H, 010H, 010H, 010H, 070H ;]
DEFB	2750	DEFCHR	020H, 070H, 0A8H, 020H, 020H, 020H, 020H ; ^
DEFB	2751	DEFCHR	000H, 020H, 040H, 0F8H, 040H, 020H, 000H ; +
DEFB	2752	DEFCHR	020H, 020H, 020H, 020H, 0A8H, 070H, 020H ; DOWN
DEFB	2753	DEFCHR	000H, 020H, 010H, 0F8H, 010H, 020H, 000H ; RIGHT
DEFB	2754	DEFCHR	000H, 088H, 050H, 020H, 050H, 088H, 000H ; MULTI

```

0000 2705 DEFB 0
0001 2706 DEFB 20H
0002 2707 DEFB 0
0003 2708 DEFB 0F8H
0004 2709 DEFB 0
0005 2710 DEFB 20H
0006 2711 ; ** LAST BYTE OF DIVIDE IS ZERO, WHICH HAPPENS TO BE FIR
0007 2712 ; BYTE OF ...
0008 2713 ; SMALL CHARACTERS (4 X 6)
0009 2714 SMLCHR
0010 2715 DEFB 000H,000H,000H,000H,000H ; SPACE

0011 2717 NMJUNP: POP IX
0012 2718 EX (SP),HL
0013 2719 JP (IX)
0014 2720 ; NAME: CONVERT KEY CODE TO ASCII
0015 2721 ; PURPOSE: SAME
0016 2722 ; INPUT: A=KEY CODE
0017 2723 ; OUTPUT: A=ASCII EQUIVALENT
0018 2724 ; HOW: TABLE LOOKUP
0019 2725 NKCTAS:
0020 2726 LD C,B
0021 2727 LD B,0
0022 2728 LD HL,KCTATB
0023 2729 ADD HL,BC
0024 2730 LD A,(HL)
0025 2731 @FROG: LD (IY+CBA),A
0026 2732 RET
0027 2733
0028 2735 KCTATB:
0029 2736 DEFB ' ' ; SPACE
0030 2737 DEFB 'C' ; BULLET
0031 2738 DEFB 'SEH' ; UP ARROW
0032 2739 DEFB 'SCH' ; DOWN ARROW
0033 2740 DEFB '%' ;
0034 2741 DEFB 'R' ; RECALL
0035 2742 DEFB 'S' ; STORE
0036 2743 DEFB '+-' ; PLUS-MINUS
0037 2744 DEFB '/' ; DIVIDE
0038 2745 DEFB '7'
0039 2746 DEFB '8'
0040 2747 DEFB '9'
0041 2748 DEFB '*' ; TIMES
0042 2749 DEFB '4'
0043 2750 DEFB '5'
0044 2751 DEFB '6'
0045 2752 DEFB '-' ; MINUS
0046 2753 DEFB '1'
0047 2754 DEFB '2'
0048 2755 DEFB '3'
0049 2756 DEFB '+' ; PLUS
0050 2757 DEFB '&' ; CE
0051 2758 DEFB '0'
0052 2759 DEFB '.' ; POINT
0053 2760 DEFB '=' ; EQUALS

0054 2762 ; NAME: FILL AREA
0055 2763 ; PURPOSE: SET REGION OF SCREEN TO CONSTANT VALUE
0056 2764 ; INPUT: A = DATA TO FILL WITH
0057 2765 ; BC = NUMBER OF BYTES TO FILL
0058 2766 ; DE = STARTING ADDRESS OF REGION TO FILL
0059 2767 MFILL: EX DE,HL
0060 2768 MFILL1: LD (HL),A ; STUFF BYTE
0061 2769 CPI ; BUMP HL, DEC BC
0062 2770 JP PE,MFILL1
0063 2771 RET
0064 2772 ; NAME:
0065 2773 ; PURPOSE: RELATIVE TO ABSOLUTE
0066 2774 ; INPUT: COORDINATE CONVERSION
0067 2775 ; E = X COORDINATE
0068 2776 ; D = Y COORDINATE
0069 2777 ; A = MAGIC REGISTER VALUE TO USE
0070 2778 ; OUTPUT: DE = ABSOLUTE ADDRESS
0071 2779 ; A = MAGIC REGISTER TO USE

```

```

2780 ; MAGIC ENTRY POINT
00FA EQU 00B 2781 MRELAB: CALL RELTA
00F9 EQU 2782 JR MRELAB-8
2783 ; NONMAGIC ENTRY POINT
00FB EQU 00B 2784 MRELAB1: CALL RELTA1
00FF EQU 2785 SET 6,D ; NONMAGIC THE ADDRESS
0000 EQU 004 2786 MRELAB2: LD (IY+CBE),E ; UPDATE CB DE
0003 EQU 005 2787 LD (IY+CBDE),D
0006 EQU 2788 MFROG: JR GFROG-8
2789 ; MAGIC ENTRY POINT
0009 EQU 00B 2790 RELTA: CALL RELTA1
000B EQU 2791 OUT (MAGIC),A
000C EQU 2792 RET
000F EQU 2793 CRSUM2: DEFB 0 ; *** CHECKSUM ***
0014 EQU 2794 DEFB 0E0H,0A0H,0A0H,0A0H,0E0H ; 0
0015 EQU 2795 DEFB 040H,040H,040H,040H,040H ; 1
0016 EQU 2796 DEFB 0E0H,020H,0E0H,080H,0E0H ; 2
0017 EQU 2797 DEFB 0E0H,020H,060H,020H,0E0H ; 3
0018 EQU 2798 DEFB 0A0H,0A0H,0E0H,020H,020H ; 4
0019 EQU 2799 DEFB 0E0H,080H,0E0H,020H,0E0H ; 5
001A EQU 2800 DEFB 0E0H,080H,0E0H,0A0H,0E0H ; 6
001B EQU 2801 DEFB 0E0H,020H,020H,020H,020H ; 7
001C EQU 2802 DEFB 0E0H,0A0H,0E0H,0A0H,0E0H ; 8
001D EQU 2803 DEFB 0E0H,0A0H,0E0H,020H,0E0H ; 9
001E EQU 2804 DEFB 000H,040H,000H,040H,000H ;
001F EQU 2805 DEFB 040H,0E0H,0E0H,0E0H,0E0H ; BULLET

2807 ; MOVE ROUTINE
001B EQU 2808 MMOVE: LDIR
001D EQU 2809 RET

2811 ; SYSTEM ENTRY POINT FOR NONMAGIC ADDRESSES
001F EQU 2812 RELTA1: PUSH HL
0020 EQU 2813 AND OFCH ; TOSS OUT SHIFT AMOUNT
0021 EQU 2814 LD L,A ; SAVE
0022 EQU 2815 LD A,E ; GET X
0023 EQU 2816 AND 03H ; ISOLATE SHIFT AMOUNT
0024 EQU 2817 OR L ; COMBINE WITH MR
0025 EQU 2818 RELTA2: PUSH AF
0026 EQU 2819 AND 040H ; IS FLOPPED BIT SET?
0027 EQU 2820 LD A,E
0028 EQU 2821 JR Z,RELTA3-8 ; JUMP IF NOT
0029 EQU 2822 CPL ; YEP - UNFLOP THE COORDINATE
002A EQU 2823 ADD A,160
002B EQU 2824 RELTA3: LD L,D ; HL = Y
002C EQU 2825 LD H,0
002D EQU 2826 ADD HL,HL ; SET HL = Y * 8
002E EQU 2827 ADD HL,HL
002F EQU 2828 ADD HL,HL
0030 EQU 2829 LD D,H
0031 EQU 2830 LD E,L
0032 EQU 2831 ADD HL,HL ; SET HL = Y * 32
0033 EQU 2832 ADD HL,HL
0034 EQU 2833 ADD HL,DE ; SET HL = Y * 40
0035 EQU 2834 SRL A ; A = X 4
0036 EQU 2835 SRL A
0037 EQU 2836 LD E,A
0038 EQU 2837 LD D,0
0039 EQU 2838 ADD HL,DE ; HL = Y * 40 + X
003A EQU 2839 IF NWDWR-1
003B EQU 2840 ENDF
003C EQU 2841 EX DE,HL

2843 ; NAME: RETURN FROM MACRO SUBROUTINE
2844 ; PURPOSE: RETURN CONTROL TO CALLER
2845 ; THIS CODE WAS 'STOLEN' FROM RELABS SINCE
2846 ; IT DOES THE STACK CLEANUP THAT MRET DOES
003D EQU 2847 MRET: POP AF
003E EQU 2848 POP HL
003F EQU 2849 RET

```

```

2871 ; ENTRY FOR USER
OR01 0001 2872 INXNIB: CALL XNIB
OR01 0001 2873 JR MFR0G-$

2874 ; NAME: INDEX NIBBLE
2875 ; PURPOSE: LOAD OF SPECIFIED NIBBLE RELATIVE TO BASE
2876 ; INPUT: C = NIBBLE NUMBER
2877 ; HL = BASE ADDRESS
2878 ; OUTPUT: NIBBLE RETURNED RIGHT JUSTIFIED IN A.
2879 ; DESCRIPTION: BYTE = NIBBLE# 2+BASE
2880 ; THE LOW ORDER NIBBLE OF A GIVEN BYTE IS ADDRESSED
2881 ; BY AN EVEN NIBBLE NUMBER.
OR01 0001 2882 XNIB: PUSH HL
OR01 0001 2883 PUSH BC
OR01 0001 2884 LD B,0
OR01 0001 2885 SRL C
OR01 0001 2886 ADD HL,BC
OR01 0001 2887 LD A,(HL)
OR01 0001 2888 POP BC
OR01 0001 2889 BIT 0,C
OR01 0001 2890 JR Z,XNIB1-$
OR01 0001 2891 RRCA
OR01 0001 2892 RRCA
OR01 0001 2893 RRCA
OR01 0001 2894 RRCA
OR01 0001 2895 XNIB1: AND 0FH
OR01 0001 2896 POP HL
OR01 0001 2897 RET

2898 ; NAME: STORE NIBBLE
2899 ; PURPOSE: NIBBLE STORING (!)
2900 ; INPUT: A = NIBBLE TO STORE
2901 ; C = NIBBLE NUMBER (AS IN XNIB)
2902 ; HL = BASE ADDRESS
OR01 0001 2903 PUTNIB: PUSH HL
OR01 0001 2904 PUSH BC
OR01 0001 2905 LD B,0
OR01 0001 2906 SRL C
OR01 0001 2907 ADD HL,BC
OR01 0001 2908 POP BC
OR01 0001 2909 BIT 0,C
OR01 0001 2910 JR Z,PUTNB1-$
OR01 0001 2911 ; H.O. CASE - SHIFT IT
OR01 0001 2912 RLCA
OR01 0001 2913 RLCA
OR01 0001 2914 RLCA
OR01 0001 2915 RLCA
OR01 0001 2916 XOR (HL) ; NEAT COMBINE TRICK (SEE DDJ J
OR01 0001 2917 AND 0FOH ; PG. 9)
OR01 0001 2918 JR PUTNB2-$
OR01 0001 2919 PUTNB1: XOR (HL) ; L.O. CASE
OR01 0001 2920 AND 0FH
OR01 0001 2921 PUTNB2: XOR (HL)
OR01 0001 2922 LD (HL),A
OR01 0001 2923 POP HL
OR01 0001 2924 RET

2925 ; NAME: INDEX WORD TABLE (WORD INDEX)
2926 ; PURPOSE: TO INDEX AN ARRAY OF DEFW'S
2927 ; INPUTS: A=INDEX NUMBER (0-255)
2928 ; HL -> TABLE ENTRY 0
2929 ; OUTPUTS: DE = ENTRY LOOKED UP
2930 ; HL = POINTER TO ENTRY IN TABLE
OR01 0001 2931 MINDW: LD E,A
OR01 0001 2932 LD D,0
OR01 0001 2933 SLA E
OR01 0001 2934 RL D ; DE*2
OR01 0001 2935 ADD HL,DE
OR01 0001 2936 LD E,(HL)
OR01 0001 2937 INC HL
OR01 0001 2938 LD D,(HL)
OR01 0001 2939 DEC HL

```

```

OBRD 100 2923 STHLDE CALL FINDL3
OBRD 101 2924 JR MINDB1-$ ; JOIN STORE IN INDEX BYTE
; NAME: INDEX BYTE TABLE
; PURPOSE: TABLE LOOKUP
; INPUTS: A = INDEX NUMBER
; OUTPUT: A = VALUE OF BYTE
; HL = POINTER TO TABLE ENTRY
OBRD 5F 2931 MINDB: LD E,A
OBRD 1006 2932 LD D,0
OBRD 10 2933 ADD HL,DE
OBRD 10 2934 LD A,(HL)
OBRD 107709 2935 LD (IY+CBA),A
OBRD 10240B 2936 MINDB1: LD (IY+CBH),H
OBRD 10250A 2937 LD (IY+CBL),L
OBRD 10 2938 RET

; NAME: DISPLAY TIME
; PURPOSE: DISPLAY TIME ON SCREEN
; INPUTS: E = X COORD
; D = Y COORD
; C = SAME AS DISCHR OPTIONS EXCEPT BIT 7 = 1
; TO DISPLAY COLON AND SECONDS
; OUTPUTS: NONE
OBRD 10 2947 NDISTI:
OBRD 100 2948 LD IX,SMLFNT
OBRD 10 2949 LD B,42H
OBRD 10 2950 LD HL,GTMIN5
OBRD 10 2951 PUSH BC
OBRD 10 2952 RES 7,(IY+CBC)
OBRD 10 2953 CALL BCDISP
OBRD 10 2954 POP BC
OBRD 10 2955 BIT 7,C
OBRD 10 2956 RET Z
OBRD 10 2957 LD A,80H+3AH
OBRD 10 2958 CALL DISPCH
OBRD 10 2959 LD B,42H
OBRD 10 2960 LD HL,GTSECS
OBRD 10 2961 ; AND FALL INTO ...

; NAME: DISPLAY BCD NUMBER
; INPUT: B = NUMBER DISPLAY OPTIONS
; C = CHARACTER DISPLAY OPTIONS
; DE = Y,X COORDINATES
; HL = NUMBER ADDRESS (POINTS AT LO BYTE)
; IX = ALTERNATE FONT (IF USED)
; OUTPUT: DE UPDATED
; DESCRIPTION: THIS ROUTINE CONVERTS EACH NIBBLE INTO
; ASCII AND DISPLAYS IT. THE NORMALLY ILLEGAL BCD
; VALUES ARE DISPLAYED AS CODES 2A THRU 2F RESPECTIVELY.
; THE NUMBER DISPLAY OPTIONS BYTE IS FORMATED AS FOLLOWS:
; BIT 7 SET IF LEADING ZERO SURPRESSION WANTED
; BIT 6 SET IF USE OF ALTERNATE FONT WANTED
; BITS 5-0 NUMBER OF DIGITS TO DISPLAY (NOT NUMBER 0)
OBRD 10 2977 BCDISP: LD A,B ; GET OPTIONS
OBRD 10 2978 AND 3FH ; ISOLATE NUMBER OF DIGITS
OBRD 10 2979 BCDIO: DEC A
OBRD 10 2980 RET M ; QUIT IF NULL OR NO MORE
OBRD 10 2981 LD C,A ; SAVE
OBRD 10 2982 CALL XNIB ; GET NEXT DIGIT
OBRD 10 2983 JR NZ,BCDD1-$ ; JUMP IF NONZERO
OBRD 10 2984 BIT 7,B ; IS ZERO SURPRESS ON?
OBRD 10 2985 JR Z,BCDD1-$ ; JUMP IF NOT
OBRD 10 2986 OR C ; LAST DIGIT?
OBRD 10 2987 JR NZ,BCDD4-$ ; JUMP IF NOT
OBRD 10 2988 BCDD1: RES 7,B ; CLEAR LEADING ZERO FLAG
OBRD 10 2989 ADD A,6
OBRD 10 2990 AND 0FH
OBRD 10 2991 ADD A,2AH
OBRD 10 2992 BCDD2: BIT 6,B ; ALTERNATE FONT?
OBRD 10 2993 JR Z,BCDDC-$ ; JUMP IF NO
OBRD 10 2994 OR 80H ; YEA - SET THE BIT
OBRD 10 2995 BCDD3: CALL DISPCH ; DISPLAY THE CHAR
OBRD 10 2996 LD A,C ; GET LOOP COUNTER IN A

```

```

0005      ; *****
0006      ; * MENU ROUTINES *
0007      ; *****
0008      3058  NOLINE  EQU  96      ; NUMBER OF DISPLAYED LINES
0009      3059  MNHL   EQU   0      ; NEXT FIELD
000A      3060  MNH   EQU   1
000B      3061  MN5AL  EQU   2      ; STRING ADDRESS
000C      3062  MN5AH  EQU   3
000D      3063  MNGL   EQU   4      ; GO TO ADDRESS
000E      3064  MNH   EQU   5

```



```

3066  ; SYSTEM POWER UP ROUTINE
3067 PWRUP: LD A,(FIRSTC) ; GET FIRST CASSETTE LOCATION
3068 CP 0C3H ; IS IT A JUMP??
3069 JP Z,FIRSTC ; JUMP TO IT IF SO
3070 LD SP,BEGRAM
3071 SYSSUK FILL ; CLEAR SYSTEM RAM
3072 DEFW BEGRAM
3073 DEFW 50
3074 DEFB 0
3075 LD (URINAL),A ; CLEAR SHIFTER
3076 DEC A
3077 LD (TIMOUT),A ; CLEAR TIMEOUT WATCHDOG
3078 SYSTEM INTPC
3079 DO EMUSIC
3080 DO SETOUT
3081 HFFB:(NOLINE*2)-1
3082 HFFB 41
3083 DEFB 8
3084 DO COLSET
3085 DEFW MENUCL
3086 DO ACTINT
3087 EXIT
3088 LD DE,GAMSTR ; 'SELECT GAME' AS TITLE
3089 LD HL,FIRSTC ; ASSUME MENU STARTS IN CASSETT
3090 LD A,(HL) ; GET FIRST CASSETTE BYTE
3091 INC HL
3092 CP 55H ; IS SENTINEL THERE?
3093 JR Z,PWRUP1-$ ; YEP - JUMP
3094 LD HL,GUNLNK ; WRONG - USE ONBOARD ONLY
3095 PWRUP1: SYSTEM MENU ; DISPLAY THE MENU

3097 ; NAME: DISPLAY MENU AND BRANCH ON CHOICE
3098 ; INPUT: HL = MENU LIST
3099 ; DE = MENU TITLE
3100 ; OUTPUT: DE = TITLE OF SELECTION MADE
3101 ; DESCRIPTION:
3102 ; THE MENU LIST IS A LINKED LIST OF THE FOLLOWING F
3103 ; *****
3104 ; * 0 * NEXT ENTRY *
3105 ; * 1 *
3106 ; *****
3107 ; * 2 * STRING ADDRESS *
3108 ; * 3 *
3109 ; *****
3110 ; * 4 * BRANCH TO ADDRESS *
3111 ; * 5 *
3112 ; *****
3113 ; THIS LIST IS TERMINATED BY A NEXT ENTRY FIELD OF ZEROS
3114 ; A MAXIMUM OF EIGHT ENTRYS MAY BE DISPLAYED.
3115 MNENU: PUSH HL
3116 PUSH HL
3117 CALL MNCLR ; CLEAR SCREEN AND THROWUP TITL
3118 XYRELL DE,16,12
3119 LD BC,109H ; INITIALIZE ENTRY # AND COLOR
3120 MNENU1: POP IX ; FIRST ENTRY TO IX
3121 LD A,B ; SELECTION NUMBER TO A
3122 ADD A,'0' ; MAKE IT ASCII
3123 SYSTEM CHRDIS ; AND SHOW IT
3124 LD A,'-' ; DISPLAY DASH
3125 SYSTEM CHRDIS
3126 LD H,(IX+MNSAH) ; HL = STRING ADDRESS
3127 LD L,(IX+MNSAL)
3128 SYSTEM STRDIS ; DISPLAY SELECTION
3129 LD A,8
3130 ADD A,D ; TO NEXT LINE
3131 LD D,A
3132 LD E,16
3133 INC B ; BUMP ENTRY #
3134 LD H,(IX+MNNH) ; HL = NEXT ENTRY ADDR
3135 LD L,(IX+MNNL)
3136 PUSH HL
3137 LD A,H
3138 OR L
3139 JR NZ,MNENU1-$ ; NO - JUMP BACK
3140 ; AT THIS POINT HL = 0, (SP) = 0

```

```

0007 39      3141      ADD HL,SP      ; HL = STACK POINTER
0008 05      3142      MNENU5: PUSH BC
0009 010101  3143      LD BC,0101H
000F      3144      XYRELL DE,16,77 ; FEEDBACK ADDRESS
000F      3145      SYSTEM GETNUM ; GET NUMBA
0001 01      3146      POP BC
0002 7E      3147      LD A,(HL) ; HOW DOES SHE LOOK?
0003 A7      3148      AND A ; ZERO ENTERED?
0004 2803    3149      JR Z,MENU5-$ ; JUMP IF SO
0006 B8      3150      CP B ; IN RANGE?
0007 2806    3151      JR C,MENU6-$ ; JUMP IF SO
0009 010101  3152      MNENU5: LD A,'?' ; DUD ENTRY - SHOW ?
000F      3153      SYSTEM CHRDIS
000F 010101  3154      JR MNENU3-$ ; GO BACK FOR NEXT TRY
000F 01      3155      MNENU6: POP HL ; THROW OUT ENTRY AREA
000F 01      3156      POP DE ; RESTORE HEAD OF MENU LIST
000F 01      3157      LD B,A ; NUMBER ENTERED TO B
000F 01      3158      MNENU7: EX DE,HL ; HL = ENTRY PTR
000F 01      3159      LD E,(HL) ; DE = NEXT
000F 01      3160      INC HL
000F 01      3161      LD D,(HL)
000F 01      3162      DJNZ MNENU7-$ ; COUNT DOWN TO ENTRY
000F 01      3163      INC HL
000F 01      3164      LD E,(HL) ; STRING TO DE
000F 01      3165      INC HL
000F 01      3166      LD D,(HL)
000F 01      3167      INC HL
000F 01      3168      LD C,(HL) ; GO TO ADDRESS TO BC
000F 01      3169      INC HL
000F 01      3170      LD B,(HL)
000F 01      3171      POP HL ; HL = RETURN TO PLACE
000F 01      3172      POP AF ; THROW OUT OLD PC
000F 01      3173      PUSH BC ; PUT NEW PC ON STACK
000F 01      3174      PUSH HL ; AND PUT BACK DUMMY RETURN
000F 01      3175      FINDL3: LD (IY+CBE),E ; PASS BACK TITLE ADDRESS
000F 01      3176      LD (IY+CBD),D
000F 01      3177      RET ; AND GO BACK

3179 ; NAME: GET PARAMETER
3180 ; PURPOSE: INPUT OF PROGRAM OPTIONS
3181 ; INPUT: A = NUMBER OF DIGITS
3182 ; BC = PROMPT STRING ADDRESS
3183 ; DE = FRAME TITLE ADDRESS
3184 ; HL = PARAMETER ADDRESS
3185 ; DESCRIPTION:
3186 ; THIS ROUTINE ASKS THE USER TO ENTER A NUMBER
3187 ; FIRST A MENU FRAME IS CREATED, USING THE STRING
3188 ; POINTED AT BY DE AS A TITLE. THE STRING 'ENTER'
3189 ; IS DISPLAYED, FOLLOWED BY THE PROMPT STRING.
3190 ; GETNUM IS THEN CALLED TO INPUT THE NUMBER. FEEDBACK
3191 ; IS PROVIDED IN DOUBLE SIZED CHARACTERS.
3192 ; NOTE: ** THIS ROUTINE USES TWO SYSTEM LEVELS AND THE AL
000F 01      3193      NGETP: PUSH AF ; SAVE NUMBER OF DIGITS
000F 01      3194      PUSH HL
000F 01      3195      PUSH BC
000F 010101  3196      CALL MNCLR
0001      3197      SYSSUK STRDIS ; DISPLAY 'ENTER'
0003 00      3198      DEFB 8
0004 20      3199      DEFB 32
0005 09      3200      DEFB 1001B
0006 B70D    3201      DEFW ENTSTG
0008 F1      3202      POP HL
0009      3203      SYSTEM STRDIS ; DISPLAY WHAT TO ENTER
000B E1      3204      POP HL
000C F1      3205      POP AF
000D 47      3206      LD B,A
000F 010101  3207      SET 6,C ; SET LARGE CHARS
0010      3208      XYRELL DE,48,48 ; LOAD FEEDBACK ADDRESS
0013      3209      SYSTEM GETNUM ; GET NUMBER
0015      3210      SYSSUK PAWS ; LET USER READ IT
0017 AF      3211      DEFB 15
0018 01      3212      RET
3213 ; SUBROUTINE TO CLEAR SCREEN FOR MENU AND THROWUP TITLE
0019 01      3214      MNCLR: PUSH DE

```

```

0010 3215 SYSSUK FILL
0011 3216 DEFW NORMEM
0012 3217 DEFW 11*BYTEPL
0013 3218 DEFB 0
0014 3219 SYSSUK FILL
0015 3220 DEFW NORMEM+(11*BYTEPL)
0016 3221 DEFW (NOLINE-11)*BYTEPL
0017 3222 DEFB 55H
0018 3223 POP HL
0019 3224 XYRELL DE,24,0 ; TITLE
0020 3225 LD C,0100B
0021 3226 SYSTEM STRDIS
0022 3227 RET

3229 ; NAME: GET NUMBER
3230 ; INPUT: B = DISNUM OPTIONS
3231 ; C = CHRDIS OPTIONS FOR FEEDBACK
3232 ; DE = COORDINATES OF FEEDBACK AREA
3233 ; HL = ADDRESS OF WHERE TO STASH NUMBER
3234 ; DESCRIPTION: THIS ROUTINE CAN INPUT A NUMBER FROM
3235 ; EITHER THE KEYBOARD OR THE HAND CONTROL. KEYBOAR
3236 ; ENTRY PROCEEDS CONVENTIONALLY. GETNUM EXITS
3237 ; WHEN THE EQUALS KEY IS PRESSED OR THE REQUIRED NU
3238 ; OF DIGITS IS ENTERED
3239 ; PLAYER ONE HAND CONTROL MAY ALSO BE USED
3240 ; ENTER A NUMBER. TO USE THIS OPTION, PULL THE TRI
3241 ; THEN ROTATE THE POT UNTIL THE NUMBER YOU WISH TO
3242 ; ENTER IS SHOWN IN THE FEEDBACK AREA. PULL THE TR
3243 ; AGAIN TO REGISTER THE ENTRY. IF DURING THIS PROC
3244 ; THE KEYBOARD IS USED - KEYBOARD INPUT WILL OVERRI
3245 ; THIS IS DONE TO PREVENT SOME BIMBO FROM CONFUSING
3246 ; LARRY LESKE.
0031 3247 MGETN. EXX
0032 3248 CALL CLRNUM ; CLEAR THE NUMBER
0033 3249 LD C,A ; SET ZERO DIGITS IN - POT ENAB
0034 3250 MGETN1: A,(IY+CBB) ; ENTRY COMPLETE?
0035 3251 XOR C
0036 3252 AND 3FH
0037 3253 RET Z ; QUIT IF SO
0038 3254 LD HL,MGETN1
0039 3255 PUSH HL
0040 3256 SYSTEM RANGED ; RANDOMIZE WHILE WE WAIT
0041 3257 SYSSUK SENTRY
0042 3258 DEFW NUMBAS
0043 3259 SYSSUK DOIT
0044 3260 DEFW GNUMDO
0045 3261 RET ; NOTHIN - LOOP ON SENTRY
0046 3262 GNUMDO. JMP SKYD,MGETN6
0047 3263 JMP STO,MGETN2
0048 3264 JMP SPO,MGETN3
3265 ; ** NEXT INSTRUCTION MAKES GOOD LIST TERMINATOR, SO WE U
3266 ; TRIGGER ROUTINE
0050 3267 MGETN2: BIT 4,B ; 0-1 TRANS?
0051 3268 RET Z ; NO - IGNORE
0052 3269 LD A,C
0053 3270 INC A ; ARE WE ALREADY IN POT MODE?
0054 3271 JR Z,MGETN9-$ ; YEP -- JUMP TO EXIT
0055 3272 BIT 7,C ; POT LEGAL?
0056 3273 RET NZ ; NO - IGNORE
0057 3274 LD C,OFFH ; SET POT FLAG
3275 ; POT ROUTINE
0060 3276 MGETN3: LD A,C ; QUIT IF NOT IN POT MODE
0061 3277 INC A
0062 3278 RET NZ
3279 ; HOW MANY DIGITS?
0063 3280 EXX
0064 3281 LD A,B ; TO NORMAL SET
0065 3282 EXX ; SNATCH DIGITS
0066 3283 CP 1 ; 1 PRAY TELL?
0067 3284 LD B,10
0068 3285 JR Z,MGETN4-$ ; JUMP IF GOOD GUESS
0069 3286 LD B,100 ; WRONG!
0070 3287 MGETN4: IN A,(POT0) ; GET CURRENT POT VALUE
0071 3288 LD D,A ; RANGE IT

```

```

0070 00 3289 XOR A
0071 00 3290 LD E,A
0072 00 3291 LD H,A
0073 00 3292 MGETN5: ADD HL,DE
0074 00 3293 ADC A,0 ; ADD EVERY CARRY TO AC
0075 00 3294 DAA
0076 00 3295 DJNZ MGETN5-$
0077 00 3296 EXX ; BACK TO NORMAL SET
0078 00 3297 LD (HL),A
0079 00 3298 JR MGETN8-$
0080 00 3299 ; KEYBOARD ROUTINE
0081 00 3300 MGETN6: INC C ; POT MODE?
0082 00 3301 JR NZ,MGETN7-$ ; JUMP IF NOT
0083 00 3302 CALL CLRNUM
0084 00 3303 INC C ; SET ONE DIGIT SO FAR
0085 00 3304 MGETN7: SET 7,C ; SET POT LOCKOUT
0086 00 3305 SYSTEM KCTASC
0087 00 3306 CP '=' ; EQUALS TYPED?
0088 00 3307 JR Z,MGETN9-$ ; QUIT IF EQUALS
0089 00 3308 AND 0FH
0090 00 3309 EXX
0091 00 3310 SYSTEM SHIFU ; SHIFT DIGIT UP
0092 00 3311 MGETN8: PUSH DE
0093 00 3312 SYSTEM DISNUM
0094 00 3313 ; ENTER HERE FOR EQUAL OR TRIGGER EXIT TO THROW OUT RETUR
0095 00 3314 MGETN9: POP DE
0096 00 3315 EXX ; BACK TO NORMAL
0097 00 3316 RET

```

```

0098 00 3318 ; SUBROUTINE TO CLEAR NUMBER
0099 00 3319 CLRNUM: PUSH BC
0100 00 3320 EXX ; TO NORMAL SET
0101 00 3321 PUSH HL
0102 00 3322 LD A,B
0103 00 3323 INC A
0104 00 3324 AND 3EH
0105 00 3325 RRA ; LIEU HARP MEMORIAL PATCH#2
0106 00 3326 EXX ; BACK TO ALTERNATE SET
0107 00 3327 LD C,A
0108 00 3328 XOR A
0109 00 3329 LD B,A
0110 00 3330 POP DE
0111 00 3331 SYSTEM FILL
0112 00 3332 POP BC
0113 00 3333 RET

```

```

0114 00 3335 ; NAME: SHIFT UP
0115 00 3336 ; INPUT: A = DATA TO SHIFT UP
0116 00 3337 ; B = SIZE IN DIGITS
0117 00 3338 ; HL = AREA TO SHIFT ADDRESS
0118 00 3339 MSHFTU: PUSH AF
0119 00 3340 LD A,B
0120 00 3341 INC A
0121 00 3342 AND 3EH
0122 00 3343 LD B,A
0123 00 3344 POP AF
0124 00 3345 SHFTU1: RLD
0125 00 3346 INC HL
0126 00 3347 DJNZ SHFTU1-$
0127 00 3348 RET

```

```

0128 00 3350 ENTSTG: DEFM 'ENTER '
0129 00 3351 DEFB 0
0130 00 3352 CNL: DEFW CALCL
0131 00 3353 DEFW FNCH
0132 00 3354 DEFW CMSTRT ; CHECKMATE START
0133 00 3355 SCBL: DEFW 0
0134 00 3356 DEFW PNSCB
0135 00 3357 DEFW SCBST
0136 00 3358 PNGF: DEFM 'GUNFIGHT'

```

```

0000 000 3359
0001 4 3360 3360 FNOM:
0002 000 3361
0003 4 3362 3362 PNCALC:
0004 000 3363
0005 3364 3364 PNSCB:
0006 000 3365
0007 3366 3366 GAMSTR:
0008 000 3367
0009 000 3368
0010 000 3369
0011 000 3370
0012 000 3371
0013 000 3372
0014 000 3373

```

```

DEFB 0
DEFM 'CHECKMATE'
DEFB 0
DEFM 'CALCULATOR'
DEFB 0
DEFM 'SCRIBBLING'
DEFB 0
DEFM 'SELECT GAME'
DEFB 67H
DEFB 8
DEFB 88
DEFB 1101B
DEFM '(C) BALLY MFG 1978'
DEFB 0
END

```

TOTAL LUNER ERRORS = 0

0000 000
 0001 000
 0002 000

What is claimed is:

1. A system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, each picture element being defined as a line segment of a horizontal line on the display, the system comprising:
 - a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;
 - a processor comprising means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals;
 - first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;
 - video processing means operatively coupled to the processor for receiving therefrom both said picture element signals and said control signals, said control signals activating the video processing means for transforming a group of picture element signals to produce a transformed group of picture element signals so that a symbol as displayed on the display corresponding to the transformed group of picture element signals is different than a symbol as displayed on the display corresponding to the original group of picture element signals; and
 - transfer means for transferring picture element signals from the video processing means to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals, said transfer means for transferring the transformed group of picture element signals from the video processing means to the display mem-
2. The system of claim 1 further comprising third addressing means for addressing the display memory under the direction of the processor reading memory data signals stored therein in selective storage locations and transferring said memory data signals to the video processing means.
3. The system of claim 2 wherein the video processing means includes means for performing a logical OR function with picture element signals from the processor and picture element signals corresponding to memory data signals stored in the display memory.
4. The system of claim 3 wherein the video processing means includes means for performing an exclusive-OR function with the picture element signals from the processor and the picture element signals corresponding to memory data signals stored in the display memory.
5. The system of claim 4 wherein the OR means and the exclusive-OR means comprise a programmed logic array having a plurality of input lines operatively connected to the processor for receiving control signals therefrom, a plurality of input lines operatively connected to the processor for receiving picture element signals therefrom, a plurality of input lines operatively connected to the display memory for receiving picture element signals therefrom and, a plurality of output lines, a plurality of pull-down transistors selectively coupling the input lines of the programmed logic array to the output lines of the programmed logic array, and a plurality of OR gates having inputs selectively connected to the output lines of the programmed logic array and outputs operatively connected to the display memory so that picture element signals from the processor can be ORed or exclusive-ORed with picture element signals from the display memory in response to control signals from the processor.
6. The system of claim 5 wherein the video processing means further comprises a register for storing control signals representative of whether the OR or exclusive-OR function are to be performed, the register having outputs operatively connected to the input lines of the programmed logic array for receiving control signals.

7. The system of claim 2 wherein the video processing means includes means for performing a logical exclusive-OR function with the picture element signals from the processor and picture element signals corresponding to memory data signals stored in the display memory.

8. The system of claim 1 wherein the video processing means includes means for rotating the picture element signals of a group of picture element signals relative to each other to produce rotated picture element signals, whereby the picture elements represented by the rotated picture element signals are displayed rotated relative to each other.

9. The system of claim 8 wherein the group of picture element signals is represented by a sequence of picture element signals transmitted by the processor, the rotating means comprising a shift register for storing the sequence of picture element signals, a programmed logic array having a plurality of input lines connected to outputs of the shift register and a plurality of output lines, a plurality of pull-down transistors selectively coupling the input lines of the programmed logic array to the output lines of the programmed logic array, a plurality of transistor switches having gates and having inputs selectively connected to the output lines of the programmed logic array, and outputs operatively connected to the display memory, the rotating means further comprising means operatively connected to the gates of the transistor switches for selectively activating the transistor switches to produce a sequence of rotated picture element signals at the outputs of the transistor switches such that the picture elements signals represented thereby appear rotated relative to the picture elements represented by the sequence of picture element signals transmitted by the processor.

10. The system of claim 9 wherein the processor has means for addressing the display memory to store a sequence of memory data signals which correspond to rotated picture element signals, the means for selectively activating the transistor switches comprising a second programmed logic array having a second plurality of output lines selectively connected to the gates of the transistor switches, an input line operatively connected to the processor for receiving control signals therefrom, a second plurality of input lines, and a plurality of pull-down transistors selectively coupling the second input lines of the second programmed logic array to the second output lines of the second programmed logic array, the activating means further comprising a counter for counting an address by the processor of the display memory, an output of the counter being selectively connected to the second plurality of input lines of the second programmed logic array so that with an address of the display memory by the processor a selected group of picture element signals stored in the shift register is conducted through the transistor switches whereby memory data signals corresponding thereto are stored in the display memory.

11. The system of claim 10 wherein the video processing means comprises a register operatively connected to the processor for storing control signals which represents whether a group of picture element signals of the processor are to be rotated, the register having an output operatively connected to the input line of the second programmed logic array for transmitting control signals thereto.

12. The system of claim 1 wherein the picture elements are displayed in horizontal lines, the video pro-

cessing means further having a line register operatively connected to the processor for storage of control signals representing a particular element line, a line counter operatively connected to the first addressing means for generating line counter signals corresponding to the horizontal line of picture elements being read by the first addressing means, means for comparing the control signals from the line register and the line counter signals and for supplying a first comparing signal when the signals have a predetermined relationship, and interrupt means for providing an interrupt signal to the processor in response to the first comparing signal.

13. The system of claim 12 wherein the video processing means further has a position register operatively connected to the processor for storage of control signals representing a picture element position, a position counter operatively connected to the first addressing means for generating position counter signals corresponding to the vertical position of the picture element corresponding to the storage location of the display being read by the first addressing means, means for comparing the control signals from the position register and the position counter signals, and for supplying a second comparing means signal when the signals have a predetermined relationship, the interrupt means also being responsive to the second comparing means signal to supply an interrupt signal to the processor, the interrupt means further having means for supplying condition indicating signals indicative of alternative conditions including the occurrence of a light pen signal and the occurrence of the first or second comparing means signals, the processor being responsive to an interrupt signal to input the condition indicating signals and also being responsive to condition indicating signals indicative of a light pen signal to input the line counter and position counter signals.

14. The system of claim 13 wherein the control signals from the processor include interrupt means enable signals, the interrupt means of the video processing means further having a second register for storage of interrupt means enable signals, the interrupt means being responsive to the interrupt means enable signals so that the interrupt means is responsive to the light pen signal and the first and second comparing means signals only when enabled.

15. The system of claim 13 wherein the control signals include interrupt means mode signals indicating alternative modes of operation including a first mode and a second mode, the processor having means for supplying an interrupt acknowledge signal in response to an interrupt signal and means for executing a sequence of instructions, the interrupt means further having a second register for storage of the interrupt means mode signals and means for controlling the duration of the interrupt signal in response to the interrupt means mode signal and an interrupt acknowledge signal so that the interrupt signal is stopped if the interrupt signal is not acknowledged by the next instruction in the first mode and the interrupt signal continues in the second mode.

16. The system of claim 1 wherein the video processing means includes means for shifting the picture element signals of a group of picture element signals relative to each other to produce shifted picture element signals, whereby the picture elements represented by the shifted picture element signals are displayed shifted relative to each other.

17. The system of claim 16 wherein the shifting means comprises a programmed logic array having a plurality of input lines operatively connected to the processor for receiving the picture element signals therefrom, a plurality of output lines operatively connected to the display memory for supplying picture element signals thereto, a plurality of pull-down transistors for selectively coupling the input lines to the output lines, a second plurality of input lines operatively connected to the processor for receiving control signals therefrom, and a plurality of pull-down transistors selectively coupling the second plurality of input lines to the output lines so that the picture element signals on the output lines can be shifted in relation to the picture element signals on the input lines in response to the control signals from the processor.

18. The system of claim 17 wherein the video processing means comprises a register operatively connected to the processor for storing the control signals which represent the amount of shifting to be performed, the register having outputs connected to the input lines of the programmed logic array for applying the control signals thereto.

19. The system of claim 1 wherein the video processing means includes means for interchanging the picture element signals of a group of picture element signals relative to each other to produce interchanged picture element signals, whereby the picture elements represented by the interchanged picture element signals are displayed interchanged relative to each other.

20. The system of claim 19 wherein the interchanging means comprises a programmed logic array having a plurality of input lines operatively connected to the processor for receiving the picture element signals therefrom, a plurality of output lines for picture element signals, a plurality of pull-down transistors for selectively coupling the input lines to the output lines, a plurality of transistor switches having gates and having inputs selectively connected to the output lines of the programmed logic array and outputs operatively connected to the display memory, said programmed logic array also having an input line operatively coupled to the processor for receiving the control signals therefrom and selectively coupled to the gates of the transistor switches so that picture element signals can be interchanged relative to the picture element signals on the input lines in response to the control signals from the processor.

21. The system of claim 20 wherein the video processing means comprises a register operatively connected to the processor for storing the control signals which represents whether the picture element signals are to be interchanged, the register having an output connected to the input lines of the programmed logic array for the control signals.

22. The system of claim 1 further comprising player operated means including input elements adapted to be operated by a player, and signal means actuated by the input elements for enabling interaction of the player with the symbols on the screen, the player operated means operatively connected to the processor to transfer input signals thereto.

23. The system of claim 22 wherein the processor comprises means for performing calculations based on the input signals, said processor containing means for generating groups of picture element signals indicative of the input signals and said calculations, whereby said groups of picture element signals are transferred to

update the display memory so that symbols indicative of said picture element signals are provided on said display.

24. The system of claim 1 wherein said display has a screen on which the picture elements are presented and each picture element displayed has a horizontal and vertical position, the system further comprising a light pen for positioning adjacent to the screen and for supplying a signal when a select picture element in physical proximity to the light pen is presented, the video processing means further having horizontal and vertical picture element position counters for generating signals corresponding to the horizontal and vertical positions of the select picture element, and interrupt means responsive to the light pen signal to supply an interrupt signal to the processor, the processor being responsive to the interrupt signal to input the horizontal and vertical position signals whereby the horizontal and vertical position of the picture element in physical proximity to the light pen may be input to the processor.

25. The system of claim 24 wherein the interrupt means of the video processor further has a horizontal feedback register for latching up the horizontal position signals of the horizontal position counter in response to a signal, a vertical feedback register for latching up the vertical position signals of the vertical position counter in response to a signal, and means for providing a signal to the vertical and horizontal feedback registers in response to the light pen signal so that signals corresponding to the horizontal and vertical position of the select picture element in physical proximity to the light pen may be latched up in the horizontal and vertical feedback registers and the processor may input the horizontal and vertical position signals latched up in the horizontal and vertical feedback registers in response to the interrupt signal.

26. The system of claim 1 wherein a plurality of digital picture element signals represent each picture element, the video processing means further comprising means for selectively performing a plurality of transformations to the picture element signals in response to the control signals for each digital picture element signal of the plurality of picture element signals to produce transformed picture element signals representative of transformed picture elements.

27. The system of claim 1 wherein a picture element is represented by a first and second memory data signal each comprising a bit of digital data, the processor having means for supplying a plurality of memory data signals at a time representing a plurality of picture elements, and the video processing means comprising means for performing a plurality of transformations to the first of each picture element represented by the plurality of digital data bits and a second means for performing a plurality of transformations to the second bit of each picture element.

28. The system of claim 1 wherein the video processing means comprises a register operatively connected to the processor for storage of the control signals identifying a particular transformation to be performed.

29. The system of claim 1 wherein the video processing means includes a programmed logic array having a plurality of inputs operatively connected to the processor and a plurality of outputs operatively connected to the display memory for modifying the group of picture element signals in response to the control signals.

30. The system of claim 1 wherein the memory data signals stored in the display memory are encoded at a

first level identifying bits of a register within the system, the video processing means including means for decoding the picture element signals corresponding to said memory data signals to signals representative of picture elements at a second level, the decoding means comprising a register having a plurality of bits for providing digital signals from the register bits representative of picture elements at the second level in response to the picture element signals identifying particular register bits.

31. The system of claim 1 further comprising second addressing means for addressing the display memory, under the direction of the processor, reading memory data signals stored therein in selective storage locations, and transmitting said memory data signals from the display memory to the processor.

32. A system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, the system comprising:

- a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;
- a processor containing means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals, said control signals including background data signals representative of background picture elements;

first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;

transfer means for transferring picture element signals from the processor to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals; and

background signal means having a register operatively coupled to the processor for receiving therefrom background data signals for storage therein, and operatively connected to the first addressing means for supplying the background data signal thereto, the background signal means including selector means operatively coupled to the first addressing means and the register for substituting the background data signals stored in the register for memory data signals when the first addressing means addresses select storage locations of the display memory whereby the first addressing means supplies the display signal to the display representative of the background data signal when the first addressing means addresses the select memory locations of the display memory.

33. The system of claim 32 wherein the picture elements are presented in lines of picture elements by said display, the background signal means having a line

counter operatively connected to the first addressing means for storage of a line counter signal indicating the number of the picture element line being presented, a line register for storing a line register signal indicative of a line number and comparing means operatively connected to the line counter and the line register for comparing the line register signal stored in the line register with the line counter signal indicated by the line counter, the selector means being responsive to the comparing means to select between the background data signals stored in the background register and the background data signals in the display memory in accordance with the comparison.

34. The system of claim 32 wherein the picture elements are presented in horizontal lines wherein each picture element has a horizontal position, the video processing means having a counter for indicating the horizontal position of the picture element being displayed, and the selector means being responsive to said horizontal position counter to select between the memory data signals stored in the background register and the memory data signals stored in the display memory in accordance with the horizontal position of the picture elements being displayed.

35. The system of claim 32 further comprising second addressing means for addressing the display memory under the direction of the processor, reading selective memory data stored therein, and transmitting said selective memory data signals from the display memory to the processor.

36. A variable interrupt system for providing a display signal to a raster scan display for displaying thereon a matrix of discrete picture elements, the system comprising:

- a random access display memory having a unique storage location for each discrete picture element of the display for storage of digital memory data signals representative of the picture elements of the display;

a processor comprising means for receiving a plurality of groups of picture element signals, each picture element signal comprising a memory address signal and a memory data signal which together correspond to one particular picture element of the display, each group of picture element signals corresponding to a plurality of picture elements representing a symbol located at a predetermined location on the display, said processor generating control signals;

first addressing means for sequentially and repetitively addressing the storage locations of the display memory, reading the memory data signals stored therein, and supplying the display signal to the display for displaying thereon the picture elements representative of the memory data signals stored in the display memory;

transfer means for transferring picture element signals from the processor to the display memory whereby memory data signals corresponding to said picture element signals are stored in memory locations of the display memory as determined by the memory address signals corresponding to said picture element signals; and

variable interrupt means operatively connected to the processor for receiving therefrom a control signal representative of a particular row of picture elements on the display, the variable interrupt means generat-

301

ing an interrupt signal for transmission to the processor when the first addressing means addresses predetermined memory locations of the display memory

302

which correspond to the particular row of picture elements.

* * * * *

5

10

15

20

25

30

35

40

45

50

55

60

65